Instruction TLB error means - "Virtual addresses associated with an instruction fetch do not match any valid TLB entry."
That is - an attempt to fetch some instruction from some address caused this error, because this particular address is not configured in TLB. Typically this means either TLB configuration issue or attempt to execute code from some invalid location.
When TLB error interrupt is taken, register SRR0 is set to the effective address of the instruction causing the instruction TLB error interrupt.
For more details please look e500 Core Reference Manual, Section 5.7.13 "Instruction TLB Error Interrupt"
Here is a direct link to this document:
https://www.nxp.com/docs/en/reference-manual/E500CORERM.pdf
Have a great day,
Alexander
TIC
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------
