About PMIC feedback line artwork

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

About PMIC feedback line artwork

2,485 次查看
111kmw
Contributor I

Hi,

I have question about PMIC feedback line. (Specially NXP PMIC, FS84 and PF7100)

When we design the PCB, feedback signal is routed using line generally .

How about plane?

For example, there is power plane inner layer, and we connect power plane and feedback pin using via.

Is it ok? or Is it not good? (Because of high current...?)

Please give a answer.

Thanks,

0 项奖励
回复
5 回复数

2,473 次查看
guoweisun
NXP TechSupport
NXP TechSupport

Run feedback traces of the regulators in the inner layers to keep them shielded from
the power and noise nodes.

0 项奖励
回复

2,470 次查看
111kmw
Contributor I

hi, guoweisun

Thanks for your reply.

Your answer means "Don't connect diretly power plane and feedback pin using via."

Is it right?

 

Thanks,

0 项奖励
回复

2,466 次查看
guoweisun
NXP TechSupport
NXP TechSupport

Correct!

0 项奖励
回复

2,462 次查看
111kmw
Contributor I

Thanks, guoweisun!

Could you explain why feedback line should be shielded from the power? (not Switching node)

Because power plane's current can be changed?

Please give me answer!

 

Thanks,

0 项奖励
回复

2,458 次查看
guoweisun
NXP TechSupport
NXP TechSupport

The power path combine with more noise including high frequency/low frequency which will affect with  FB signal.

 

0 项奖励
回复