About PMIC feedback line artwork

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About PMIC feedback line artwork

2,356件の閲覧回数
111kmw
Contributor I

Hi,

I have question about PMIC feedback line. (Specially NXP PMIC, FS84 and PF7100)

When we design the PCB, feedback signal is routed using line generally .

How about plane?

For example, there is power plane inner layer, and we connect power plane and feedback pin using via.

Is it ok? or Is it not good? (Because of high current...?)

Please give a answer.

Thanks,

0 件の賞賛
返信
5 返答(返信)

2,344件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

Run feedback traces of the regulators in the inner layers to keep them shielded from
the power and noise nodes.

0 件の賞賛
返信

2,341件の閲覧回数
111kmw
Contributor I

hi, guoweisun

Thanks for your reply.

Your answer means "Don't connect diretly power plane and feedback pin using via."

Is it right?

 

Thanks,

0 件の賞賛
返信

2,337件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

Correct!

0 件の賞賛
返信

2,333件の閲覧回数
111kmw
Contributor I

Thanks, guoweisun!

Could you explain why feedback line should be shielded from the power? (not Switching node)

Because power plane's current can be changed?

Please give me answer!

 

Thanks,

0 件の賞賛
返信

2,329件の閲覧回数
guoweisun
NXP TechSupport
NXP TechSupport

The power path combine with more noise including high frequency/low frequency which will affect with  FB signal.

 

0 件の賞賛
返信