As far as I can guess, you are talking about PLD_TSEC1_TX_ER signal, which is generated by CPLD.
No, your understanding is incorrect, this signal is used as reset configuration signal at reset - cfg_rom_loc3
The buffer managed by CFG_DRV2_N signal - is enabled during POR configuration read.
Have a great day,
Alexander
TIC
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------