P2020 Power On Reset Configuration

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

P2020 Power On Reset Configuration

1,199件の閲覧回数
mdz
Contributor I

Are the Vil max/Vih min thresholds for the power on reset configuration pins the same as regular logic levels? For example, if the RGMII interface is set up to operate at 2.5V, does a power on reset config pin using an RGMII pin have 2.5V CMOS thresholds?

0 件の賞賛
返信
1 返信

1,030件の閲覧回数
r8070z
NXP Employee
NXP Employee


Have a great day,

Yes the Vil max/Vih min thresholds for the power on reset configuration pins are the same as regular logic levels. For example, if the RGMII interface is set up to operate at 2.5V, a power on reset config pin using an RGMII pin have 2.5V CMOS thresholds.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信