PCAL 6534 Power sequence

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

PCAL 6534 Power sequence

850 Views
sohee
Contributor I

Is there any power that needs to be turn on first, VDD(P) or VDD(I2C_BUS)?

Does it need a power sequence for PCAL6534?

0 Kudos
Reply
3 Replies

834 Views
TomasVaverka
NXP TechSupport
NXP TechSupport

Hi,

VDD(P) should be powered first or at least not later than VDD(I2C_BUS). This ensures the internal circuits and registers are properly initialized before communication begins.

BRs, Tomas

0 Kudos
Reply

808 Views
sohee
Contributor I

Is there exact power sequence that contains timing?

Actually, VDD_I2C is powered first than VDD_P in design.

0 Kudos
Reply

798 Views
TomasVaverka
NXP TechSupport
NXP TechSupport

Hi,

There is no exact timing sequence specified. If VDD_I2C is powered first in your design, ensure that VDD_P ramps up promptly and reaches the POR threshold before any I²C communication is attempted. Note that the POR reset delay time is approximately 1 µs after VDD_P crosses the threshold. So to ensure reliable operation, allow a short delay (e.g. a few microseconds) after VDD_P is stable before initiating I²C transactions.

BRs, Tomas

0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2166321%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EPCAL%206534%20Power%20sequence%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2166321%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EIs%20there%20any%20power%20that%20needs%20to%20be%20turn%20on%20first%2C%20VDD(P)%20or%20VDD(I2C_BUS)%3F%3C%2FP%3E%3CP%3EDoes%20it%20need%20a%20power%20sequence%20for%20PCAL6534%3F%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2167502%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20PCAL%206534%20Power%20sequence%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2167502%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%2C%3C%2FP%3E%0A%3CP%3EThere%20is%20no%20exact%20timing%20sequence%20specified.%20If%20VDD_I2C%20is%20powered%20first%20in%20your%20design%2C%20ensure%20that%20VDD_P%20ramps%20up%20promptly%20and%20reaches%20the%20POR%20threshold%20before%20any%20I%C2%B2C%20communication%20is%20attempted.%20Note%20that%20the%20POR%20reset%20delay%20time%20is%20approximately%201%20%C2%B5s%20after%20VDD_P%20crosses%20the%20threshold.%20So%20to%20ensure%20reliable%20operation%2C%20allow%20a%20short%20delay%20(e.g.%26nbsp%3Ba%20few%20microseconds)%20after%20VDD_P%20is%20stable%20before%20initiating%20I%C2%B2C%20transactions.%3C%2FP%3E%0A%3CP%3EBRs%2C%20Tomas%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2167234%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20PCAL%206534%20Power%20sequence%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2167234%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EIs%20there%20exact%20power%20sequence%20that%20contains%20timing%3F%3C%2FP%3E%3CP%3EActually%2C%20VDD_I2C%20is%20powered%20first%20than%20VDD_P%20in%20design.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2166572%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20PCAL%206534%20Power%20sequence%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2166572%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%2C%3C%2FP%3E%0A%3CP%3EVDD(P)%20should%20be%20powered%20first%20or%20at%20least%20not%20later%20than%20VDD(I2C_BUS).%26nbsp%3BThis%20ensures%20the%20internal%20circuits%20and%20registers%20are%20properly%20initialized%20before%20communication%20begins.%3C%2FP%3E%0A%3CP%3EBRs%2C%20Tomas%3C%2FP%3E%3C%2FLINGO-BODY%3E