Verification models for free I3C slave IP

cancel
Showing results for 
Search instead for 
Did you mean: 

Verification models for free I3C slave IP

229 Views
stephan_dolezal
Contributor I

I'm using the free NXP I3C slave IP (https://github.com/NXP/i3c-slave-design) and found it very helpful to write a minimalistic I3C master simulation model for testing the reaction of the I3C slave to understand how it works in detail.

Is there an official I3C master simulation model for verifying my design? Or are there any hardware devices capable of serving as an I3C master for verification?

Thanks and best regards,

Stephan

Tags (2)
0 Kudos
2 Replies

132 Views
Fabian_R
NXP TechSupport
NXP TechSupport

Hello Stephan,

Currently, we do not have an IC3 master simulator nor hardware available, Although it is scheduled for the following months to launch new I3C capable silicon.


Have a great day,
Fabian

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

Regards,
Fabian

132 Views
chengxiaolei
Contributor I

HI Fabian

can you provide the tst_i3c_master_model.v file ? it is not in packet zip;

0 Kudos