- Forums
- Product Forums
- General Purpose MicrocontrollersGeneral Purpose Microcontrollers
- i.MX Forumsi.MX Forums
- QorIQ Processing PlatformsQorIQ Processing Platforms
- Identification and SecurityIdentification and Security
- Power ManagementPower Management
- Wireless ConnectivityWireless Connectivity
- RFID / NFCRFID / NFC
- Advanced AnalogAdvanced Analog
- Neural Processing UnitsNeural Processing Units
- MCX Microcontrollers
- S32G
- S32K
- S32V
- MPC5xxx
- Other NXP Products
- S12 / MagniV Microcontrollers
- Powertrain and Electrification Analog Drivers
- Sensors
- Vybrid Processors
- Digital Signal Controllers
- 8-bit Microcontrollers
- ColdFire/68K Microcontrollers and Processors
- PowerQUICC Processors
- OSBDM and TBDML
- S32M
- S32Z/E
-
- Solution Forums
- Software Forums
- MCUXpresso Software and ToolsMCUXpresso Software and Tools
- CodeWarriorCodeWarrior
- MQX Software SolutionsMQX Software Solutions
- Model-Based Design Toolbox (MBDT)Model-Based Design Toolbox (MBDT)
- FreeMASTER
- eIQ Machine Learning Software
- Embedded Software and Tools Clinic
- S32 SDK
- S32 Design Studio
- GUI Guider
- Zephyr Project
- Voice Technology
- Application Software Packs
- Secure Provisioning SDK (SPSDK)
- Processor Expert Software
- Generative AI & LLMs
-
- Topics
- Mobile Robotics - Drones and RoversMobile Robotics - Drones and Rovers
- NXP Training ContentNXP Training Content
- University ProgramsUniversity Programs
- Rapid IoT
- NXP Designs
- SafeAssure-Community
- OSS Security & Maintenance
- Using Our Community
-
- Cloud Lab Forums
-
- Knowledge Bases
- ARM Microcontrollers
- i.MX Processors
- Identification and Security
- Model-Based Design Toolbox (MBDT)
- QorIQ Processing Platforms
- S32 Automotive Processing Platform
- Wireless Connectivity
- CodeWarrior
- MCUXpresso Suite of Software and Tools
- MQX Software Solutions
- RFID / NFC
- Advanced Analog
- Neural Processing Units
-
- NXP Tech Blogs
- Home
- :
- Translated Content
- :
- Multi Source Translation Content
- :
- 2381052_en-US
2381052_en-US
2381052_en-US
2381052_en-US
Currently, my development environment is MCUXpresso IDE. In the SDK, the multicore examples consist of a master project and a slave project. Moreover, in the master project, only one slave image file location can be specified. I want to achieve a function: Burn a CM33 image and multiple CM7 images into Flash. After the CM33 core starts up, it will load different CM7 images into RAM based on the switch status or other configuration items for running.
How can this be achieved? Are there any examples?
Hi @ethan_dang1 ,
Thanks for your interest in NXP MIMXRT series!
RT118x can support this use case, but not through a ready-made ROM/MCUXpresso IDE feature that automatically selects one CM7 image from multiple candidates.
The RT118x boot container can describe multiple images, but this is a fixed boot-image/container mechanism, not a GPIO/switch-based runtime selection policy. For the requested behavior, CM33 should be implemented as a custom boot manager. After CM33 boots, it reads the switch/configuration, selects one CM7 image stored in Flash, loads it to the expected target memory, configures the M7 vector/start condition and access permission, and then releases/kicks off CM7.
There is no confirmed SDK example that directly implements “one CM33 image + multiple selectable CM7 images”. The closest references are the multicore examples, multicore_trigger, the RT1180 M7 kick-off procedure, and dynamic code loading/overlay concepts.
We apologize for any inconvenience this may cause!
Best regards,
Gavin
Gavin
无评分