2378772_en-US

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

2378772_en-US

2378772_en-US

Asking about SPI master loopback mode on S32K148

Hello everyone,

I am looking for the maximum baudrate of SPI running in RUN/HSRUN mode, and I'm curious about the SPI master loopback mode, as it could reach the higher maximum baudrate of SPI, compares to the SPI master.

namnguyenviet_001_0-1780990374956.png


What is master loopback mode? Does it indeed have a higher maximum baudrate than spi mode? Any restriction to run it compares to the master mode? 

Many thanks,

Nam


Re: Asking about SPI master loopback mode on S32K148

Hi @namnguyenviet_001 

In standard single-bit SPI operation, the bit rate (in Mbps) is numerically equal to the SPI clock frequency (in MHz), since one bit is transferred per clock cycle.

Regarding Master Loopback mode (available only for LPSPI0), as described in notes 5 and 6 below Table 46 of the S32K1xx Data Sheet, Rev. 15, the LPSPI_SCK clock can be delayed for input data sampling by enabling the LPSPI_CFGR1[SAMPLE] bit. This feature improves the setup time of the received data path, allowing operation at higher baud rates.

The following simplified diagram of how the CFGR1[SAMPLE] feature works:

VaneB_0-1781043906534.png


BR, VaneB


タグ(1)
評価なし
バージョン履歴
最終更新日:
‎06-11-2026 04:31 AM
更新者: