- Forums
- Product Forums
- General Purpose MicrocontrollersGeneral Purpose Microcontrollers
- i.MX Forumsi.MX Forums
- QorIQ Processing PlatformsQorIQ Processing Platforms
- Identification and SecurityIdentification and Security
- Power ManagementPower Management
- Wireless ConnectivityWireless Connectivity
- RFID / NFCRFID / NFC
- Advanced AnalogAdvanced Analog
- Neural Processing UnitsNeural Processing Units
- MCX Microcontrollers
- S32G
- S32K
- S32V
- MPC5xxx
- Other NXP Products
- S12 / MagniV Microcontrollers
- Powertrain and Electrification Analog Drivers
- Sensors
- Vybrid Processors
- Digital Signal Controllers
- 8-bit Microcontrollers
- ColdFire/68K Microcontrollers and Processors
- PowerQUICC Processors
- OSBDM and TBDML
- S32M
- S32Z/E
-
- Solution Forums
- Software Forums
- MCUXpresso Software and ToolsMCUXpresso Software and Tools
- CodeWarriorCodeWarrior
- MQX Software SolutionsMQX Software Solutions
- Model-Based Design Toolbox (MBDT)Model-Based Design Toolbox (MBDT)
- FreeMASTER
- eIQ Machine Learning Software
- Embedded Software and Tools Clinic
- S32 SDK
- S32 Design Studio
- GUI Guider
- Zephyr Project
- Voice Technology
- Application Software Packs
- Secure Provisioning SDK (SPSDK)
- Processor Expert Software
- Generative AI & LLMs
-
- Topics
- Mobile Robotics - Drones and RoversMobile Robotics - Drones and Rovers
- NXP Training ContentNXP Training Content
- University ProgramsUniversity Programs
- Rapid IoT
- NXP Designs
- SafeAssure-Community
- OSS Security & Maintenance
- Using Our Community
-
- Cloud Lab Forums
-
- Knowledge Bases
- ARM Microcontrollers
- i.MX Processors
- Identification and Security
- Model-Based Design Toolbox (MBDT)
- QorIQ Processing Platforms
- S32 Automotive Processing Platform
- Wireless Connectivity
- CodeWarrior
- MCUXpresso Suite of Software and Tools
- MQX Software Solutions
- RFID / NFC
- Advanced Analog
- Neural Processing Units
-
- NXP Tech Blogs
- Home
- :
- Translated Content
- :
- Multi Source Translation Content
- :
- 2368363_en-US
2368363_en-US
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
2368363_en-US
2368363_en-US
In a few months at my company we will have our new SoMs (built on the top of NXP LS1028 SoC) ready to bring-up. That's way I would to get some knowledge from you - more experienced developer - how do you approach DDR bring-up? What tools do use use? How do you perform DDR initialization? What steps do you perform? What are the common pitfalls regarding DDR bring up? What should I be aware of?
For the DDR validation, please kindly follow the QCVS_DDR_User_Guide.
After successfully finishing the QCVS validation, clicke the icon of "Generate processor expert code" to generate the optimal timing pararamers in
The QCVS DDR is one tool of codewarrior Developer Suite Level.
You can also download codewarrior Developer Suite Level Evaluation Edition from the link below.
The Evaluation Edition is free to use but has a time limitation.
The debug tool is used to connect the LS1028A customer board and the codewarrior Developer Suite Level, please kindly find the tool in below link:
https://www.nxp.com/design/design-center/development-boards-and-designs/CW_TAP
CodeWarrior TAP High Performance Probe Base unit, supports Ethernet and USB (order tip separately).
Layerscape processor (Coretex 10 pin)
The DDR layout should follow the AN5097
AN5097, Hardware and Layout Design Considerations for DDR4 SDRAM Memory Interfaces