Why is there no chip select and address latch after the bare machine configuration shown in the figure?