2149915_en-US

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

2149915_en-US

2149915_en-US

Keeping GPIO status during suspend to RAM

Hi NXP team,


We use the s32g399ardb3 as a reference for our custom design board and using BSP35.

I have a low active GPIO (PB_12) and use P3_3V_IO3P3 to pull high by default.

I followed BSP UM Chapter "23.3 Suspend to RAM" to let the board suspend to RAM.

But P3_3V_IO3P3 will close caused  PB_12 change to low.

Currently we control this GPIO dynamic by our Linux kernel driver but I still keep GPIO status to high failed after I add suspend related function.

Should I move GPIO dynamic control in ATF ? 


Thanks

Re: Keeping GPIO status during suspend to RAM

hi,GG0712

Thank you for your reply.

The S32G use the I2C to control the PMIC, generally speaking you can operate the PMIC in A core, but we do not provide the code and document for it.

Also, the PB_12 is the VDD_IO_B domain, you should the voltage of VDD_IO_B if you want to pull up the pin. When you set the VDD_IO_B voltage, may you can try the internal pull up for pin PB_12.

Joey_z_1-1755574260443.png

You can find more information about the power supply in the AN14063.

Joey_z_0-1755574217693.png

Hope it can help you.

BR

Joey

Re: Keeping GPIO status during suspend to RAM

Hi @Joey_z ,


Can this method work if we are not currently using the M core?


Thanks

Re: Keeping GPIO status during suspend to RAM

hi,GG0712

Thank you for your reply.

This is the M core PMIC module setting method, it uses the S32DS IDE as the following picture.

It can set the LDO3 and other vr5510 output voltage keeping in standby mode.

Joey_z_0-1755068905359.png

This setting is for M Core, the S32G uses the I2C4 to connect with the vr5510. It is the way to keep the LDO3_3v3 using 12C4 for A core.

Joey_z_1-1755069168470.png

Hope it can help you.

BR

Joey


Re: Keeping GPIO status during suspend to RAM

Hi @Joey_z ,


How can I set LDO3_3v3 through your picture ?


Thanks

Re: Keeping GPIO status during suspend to RAM

hi,GG0712

Thank you for your reply.

Refer to the RMS32G3.pdf and the attachment of S32G_IOMUX.xlsx, the pad of PB_12 state is set to powered down mode during the standby.

Joey_z_0-1754983426001.png

So, I think you can set the pin to high level voltage in the standby stage.

You can try to set the LDO3_3v3 for this pin pull up, and set the vr5510 to keep the voltage of LDO3_3v3.

Joey_z_1-1754983794754.png

Also, you can try to chose the wakeup pin as the high level voltage in the standby stage.

Hope it can help you.

BR

Joey



Re: Keeping GPIO status during suspend to RAM

Hi Joey_z,


We use our design board and use PB_12 as GPIO.


Thanks

Re: Keeping GPIO status during suspend to RAM

hi,GG0712

Thank you for contacting us.

Do you use the RDB3 board? And do you want to use the GPIO (PB_12) as the function of FLEX_LIN2_RX?

BR

Joey

タグ(1)
評価なし
バージョン履歴
最終更新日:
‎11-21-2025 11:42 PM
更新者: