S32K146 SPI1 drives two chips with different configurations

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

S32K146 SPI1 drives two chips with different configurations

717 Views
pengzhao
Contributor I

 Using Model-Based Design Toolbox for S32K1xx Series 4.3.0 (R2016a-R2022a) 13-Sep-2022

 I want to use SPI1 on the S32K146 chip to drive two chips with different configurations.Error when compiling the program,How should I solve it

Pin check failed on block ‘CDCU Standard 200/SPI Config 1'. Pin is shared with other module:CDCU Standard 200/SPI Config_2
组件: NXP MBD Toolbox|类别: Block error 错误
Error duplicating of the LPSPIl configuration blockCDCU Standard 200/SPI Config 1'. The block should be only one.
组件:NXP MBD Toolbox|类别: Block error 错误
Error duplicating of the LPSPIl configuration blockCDCU Standard 200/SRI Config 2'. The block should be only one.

The hardware is connected to the chip select pins PSC0 and PSC1.

1. Chip 1 has the following configuration: CPHA 0, CPOL 0, Frame size 32
2. Chip 2 has the following configuration: CPHA 1, CPOL 0, Frame size 16

 

 

 

Tags (2)
0 Kudos
Reply
0 Replies
%3CLINGO-SUB%20id%3D%22lingo-sub-2153217%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ES32K146%20SPI1%20drives%20two%20chips%20with%20different%20configurations%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2153217%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3E%3CSPAN%3E%26nbsp%3BUsing%20Model-Based%20Design%20Toolbox%20for%20S32K1xx%20Series%204.3.0%20(R2016a-R2022a)%2013-Sep-2022%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%26nbsp%3BI%20want%20to%20use%20SPI1%20on%20the%20S32K146%20chip%20to%20drive%20two%20chips%20with%20different%20configurations.Error%20when%20compiling%20the%20program%EF%BC%8C%3CSPAN%3EHow%20should%20I%20solve%20it%3C%2FSPAN%3E%3C%2FP%3E%3CP%3EPin%20check%20failed%20on%20block%20%E2%80%98CDCU%20Standard%20200%2FSPI%20Config%201'.%20Pin%20is%20shared%20with%20other%20module%3ACDCU%20Standard%20200%2FSPI%20Config_2%3CBR%20%2F%3E%E7%BB%84%E4%BB%B6%3A%20NXP%20MBD%20Toolbox%7C%E7%B1%BB%E5%88%AB%3A%20Block%20error%20%E9%94%99%E8%AF%AF%3CBR%20%2F%3EError%20duplicating%20of%20the%20LPSPIl%20configuration%20blockCDCU%20Standard%20200%2FSPI%20Config%201'.%20The%20block%20should%20be%20only%20one.%3CBR%20%2F%3E%E7%BB%84%E4%BB%B6%3ANXP%20MBD%20Toolbox%7C%E7%B1%BB%E5%88%AB%3A%20Block%20error%20%E9%94%99%E8%AF%AF%3CBR%20%2F%3EError%20duplicating%20of%20the%20LPSPIl%20configuration%20blockCDCU%20Standard%20200%2FSRI%20Config%202'.%20The%20block%20should%20be%20only%20one.%3C%2FP%3E%3CP%3EThe%20hardware%20is%20connected%20to%20the%20chip%20select%20pins%20PSC0%20and%20PSC1.%3C%2FP%3E%3CP%3E1.%20Chip%201%20has%20the%20following%20configuration%3A%20CPHA%200%2C%20CPOL%200%2C%20Frame%20size%2032%3CBR%20%2F%3E2.%20Chip%202%20has%20the%20following%20configuration%3A%20CPHA%201%2C%20CPOL%200%2C%20Frame%20size%2016%3C%2FP%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E