Scatter file modification to run large program on MQX (Cortex-M4 core)

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

Scatter file modification to run large program on MQX (Cortex-M4 core)

1,138 Views
gurdeepakjoshi
Contributor II

Hello,

I am using Cosmic Phytec board running MQX on Cortex-M4 and using ARM-DS5 to generate binary file for MQX. I generated binary file for pingpong demo on m4 and its running fine, but when I try to run a large program (in same pingpong-m4 demo) on MQX running on Cortex-m4 core (Cosmic Phytec board), it shows following error at compile time:

Error: L6221E: Execution region DATA with Execution range [0x3f800000,0x3fbff56c) overlaps with Execution region KERNEL_DATA_END with Execution range [0x3f807fc0,0x3f807fd4).

- It appears that default scatter file needs to be modified. Please let us know what modification needs to be done.

Below are the contents of scatter file at  ../FSL-MQX/FreescaleMQXRTOS4.0.1/mqx/source/bsp/twrvf65gs10_m4/ds5/ram.scf

<code>

#! armcc -E

#define CODE_BASE_ADDR_START    0x3f000000

#define CODE_BASE_ADDR_END      0x3f03fff0

#define CODE_SIZE               (CODE_BASE_ADDR_END - CODE_BASE_ADDR_START)

#define DATA_BASE_ADDR_START    0x3f800000

#define DATA_BASE_ADDR_END      0x3f807ff0

#define DATA_SIZE               (DATA_BASE_ADDR_END - DATA_BASE_ADDR_START)

#define DATA_SHARED_START       0x3f040000

#define DATA_SHARED_END         0x3f04fff0

#define TCML_END                0x1f807ff0

;

; Note:

;   memory range 0x3f07ebf0 - 0x3f07eff0 is reserved for bootloader_vybrid segment

;

#define MY_ALIGN(address, alignment) ((address + (alignment-1)) AND ~(alignment-1))

LOAD_REGION_INTRAM CODE_BASE_ADDR_START

{

    VECTORS CODE_BASE_ADDR_START

    {

        vectors.o (.vectors_rom,+FIRST)

        vectors.o (.cfmconfig)

    }

   

    CODE +0

    {

        * (InRoot$$Sections)      ; All library sections for example, __main.o,

                                  ; __scatter*.o, __dc*.o, and * Region$$Table

        * (KERNEL)

        * (TEXT)

        * (+RO)

    }

   

    RAM_VECTORS DATA_BASE_ADDR_START ; For ram vector table. Used when  MQX_ROM_VECTORS is set to zero.

    {

        vectors.o (.vectors_ram)

    }

   

    DATA +0 ALIGN 32

    {

        * (+RW, +ZI)

    }

    KERNEL_DATA_START +0 ALIGN 16

    {

        * (KERNEL_DATA_START)     ; start of kernel data

        * (SRAM_POOL_START)

        * (UNCACHED_DATA_START)

    }

    KERNEL_DATA_END DATA_BASE_ADDR_END - (0x03*0x10)      ; RAM_END - 3 x aligned value with align 0x04

    {

        * (SRAM_POOL_END)

        * (UNCACHED_DATA_END)

        * (KERNEL_DATA_END)     ; end of kernel data

    }

    SHARED_RAM_START DATA_SHARED_START EMPTY 0xfff0

    {

    }

    SHARED_RAM_END DATA_SHARED_END

    {

        *(SHARED_RAM_END)

    }

   

    ; mem_init writes a storeblock_struct at the end of kernel data,

    ; max size 32 bytes, so use 0x100 offset

  

   BOOT_STACK_ADDR (TCML_END - 0x100) OVERLAY

    {

        *(BOOT_STACK)

    }

    ; We don't use their stack or heap, but the tools expect this

    ; to be here, so we have a dummy placeholder.

    ARM_LIB_STACKHEAP (TCML_END - 0x100) OVERLAY EMPTY UNINIT 0x04

    {

    }

}

</code>

Thanks,

Gurdeepak

0 Kudos
3 Replies

632 Views
alejandrolozan1
NXP Employee
NXP Employee

Hi,

You can try to incrase the next:

#define DATA_BASE_ADDR_END      0x3f807ff0

I'd try with

#define DATA_BASE_ADDR_END      0x3fc00000

I have not checked if that area is mapped to the CM4.

Best Regards,

Alejandro

0 Kudos

632 Views
gurdeepakjoshi
Contributor II

Hello Alejandro,

Thank you for the reply. I tried the same i.e increased the DATA_BASE_ADDR_END to 0x3fc00000. The code compiles fine but at runtime it hangs in the middle, below are the logs

# mqxboot pingpong.bin 0x3f000000 0x3f0004e1

Loading pingpong.bin to 0x3f000000

len=1024

len=1024

len=1024

len=1024

len=1024

len=1024

len=1024

len=1024

It hangs here.

I referred vybridRM reference manual for vf6xx architecture and got the memory map table (Page no 185). It shows 8 mb of size for CM4 (0x3f80_0000-0x3fff_fff) so 0x3fc00000 (refers to TCM)is a valid address and program should load finely. But on same reference manual's detailed block diagram shows TCM having 64 Kb (page no 102), So we really don't know which one is true. From the above result it appears that TCM has small memory in Kb's

Also , From memory map table at page 185 of reference manual , I got DDR rangle starting at 0x80000000, I tried giving

DATA_BASE_START 0X80000000

DATA_BASE_END 0X80400000 in scatter file.

The above range is 4 mb , I even tried with 8 mb and 16 mb

With above configuration of scatter file , I was able to run very small binary file (in kb's), but again if I load the large program , shows following error while loading

# mqxboot pingpong.bin 0x3f000000 0x3f0004e1

Loading pingpong.bin to 0x3f000000

len=1024

len=1024

len=1024

Unable to hangle kernel paging request at virtual address 90940000

len=pgd=8f870000

1024[90940000] *pgd=8ffc8811

le, *pte=00000000n=10, *ppte=0000000024

len=1024

len=1024

len=1024

len=1024

len=1024

It hangs here

Thanks,

Gurdeepak

0 Kudos

632 Views
alejandrolozan1
NXP Employee
NXP Employee

Hi,

You are right the TCM is 64Kb large. If your MQX program is larger than that you will have to run from DDR or QSPI in this case.

Best Regards,

Alejandro

0 Kudos