inputcatch IPWM on EMIOS0 MPC5748G

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

inputcatch IPWM on EMIOS0 MPC5748G

Jump to solution
3,141 Views
Ben_500
Contributor II

I'm using DEVKIT-MPC5748G and I want to get 4 PWM signals from CH 10, 11, 12, 13 EMIOS0
thanks to sample code I can get 1 PWM signal from EMIOS from CH 13. 

And for other PWM input,
EMIOS_0_CH10_CH11_IRQhandler , MIOS_0_CH12_CH13_IRQhandler is not entered.
 

and eMIOS_UC_0.UC[t_channel].S.R is not updated. 

for now, I copied and pasted for other IPWM below code.
(Of course, I changed each index and channel number)

t_Index = 4;
t_Channel = 13;
 
eMIOS_UC_0.UC[t_Channel].C.B.EDPOL = vEcaleMIOS_Info[t_Index].Edpol_u8;
eMIOS_UC_0.UC[t_Channel].C.B.EDSEL = vEcaleMIOS_Info[t_Index].Edsel_u8;
eMIOS_UC_0.UC[t_Channel].C.B.FEN = 0;
eMIOS_UC_0.UC[t_Channel].A.R = 0x0000FFFF;
eMIOS_UC_0.UC[t_Channel].C.B.IF = 1;
eMIOS_UC_0.UC[t_Channel].C.B.BSL = 0; 
eMIOS_UC_0.UC[t_Channel].C.B.MODE = vEcaleMIOS_Info[t_Index].Mode_u8;
eMIOS_UC_0.UC[t_Channel].C.B.UCPRE = 0;
eMIOS_UC_0.UC[t_Channel].C.B.UCPREN = 1;
INTC.PSR[MCALEMIOS_0_CH12_CH13_PSR].R = PRC_SEL_CPU0 | PRC_PRI(7);
eMIOS_UC_0.UC[t_Channel].C.B.FEN = 1;
 

Can you help this??

Tags (3)
0 Kudos
Reply
1 Solution
2,964 Views
petervlna
NXP TechSupport
NXP TechSupport

Hello,

I want 4 PWM input capture by eMIOS.
for input capture I set the channel No 10, 11, 12, 13 in module 0 from Pin port PF12, PA0, PG7, PG9

Ok, looking at reference manual on channels 10,11,12,13 can be set input capture on eMIOS0 and eMIOS1:

petervlna_0-1739190733633.png

petervlna_2-1739190759866.png

but CPU get just 1 PWM input despite of using same code.

i have no idea what code you have used.

But simply set the pins for input in SIUL2:

Looking at IO_MUX table I see following ports available:

No 10, 11, 12, 13 in module 0 from Pin port PF12, PA0, PG7, PG9

petervlna_0-1739440214672.png

that could express your issues as only PA0 is mapped to the eMISO from your pins.

Best regards,

Peter

 

 

 

View solution in original post

0 Kudos
Reply
7 Replies
3,086 Views
petervlna
NXP TechSupport
NXP TechSupport

Hello,

what I want is to get Freq and Duty in BSW from signal box.

Please state clearly your requirements

like : I want 4 PWM signals to be captured by eMIOS, and generated 2 PWM outputs.

on each period I want to rise interrupt / DMA etc....

So I see clearly what you are looking for, then I can guide you/give hints.

Best regards,

Peter

0 Kudos
Reply
3,033 Views
Ben_500
Contributor II

Sorry for unclear requirement.

I want 4 PWM input capture by eMIOS.
for input capture I set the channel No 10, 11, 12, 13 in module 0 from Pin port PF12, PA0, PG7, PG9

but CPU get just 1 PWM input despite of using same code. 

It seems that CPU cannot get imput signal from Pin Port initialization.
I couldnt clarify which part of code is wrong.(Port initialzation? not active Vector table?)

So Please tell me PWM input capture sequence spcifically.

Still unclear to explain,,, Sorry for the inconvenience

0 Kudos
Reply
2,965 Views
petervlna
NXP TechSupport
NXP TechSupport

Hello,

I want 4 PWM input capture by eMIOS.
for input capture I set the channel No 10, 11, 12, 13 in module 0 from Pin port PF12, PA0, PG7, PG9

Ok, looking at reference manual on channels 10,11,12,13 can be set input capture on eMIOS0 and eMIOS1:

petervlna_0-1739190733633.png

petervlna_2-1739190759866.png

but CPU get just 1 PWM input despite of using same code.

i have no idea what code you have used.

But simply set the pins for input in SIUL2:

Looking at IO_MUX table I see following ports available:

No 10, 11, 12, 13 in module 0 from Pin port PF12, PA0, PG7, PG9

petervlna_0-1739440214672.png

that could express your issues as only PA0 is mapped to the eMISO from your pins.

Best regards,

Peter

 

 

 

0 Kudos
Reply
2,914 Views
Ben_500
Contributor II

For now, I think Hw pin configuration would be answer.

Thanks a lot!!

Tags (3)
0 Kudos
Reply
3,118 Views
petervlna
NXP TechSupport
NXP TechSupport

Hello,

This example show how to create shifted PWM channels. Simply add more channels as you like by following the 2 channels configured in example.

Code can be reused on MPC5748G.

https://community.nxp.com/t5/MPC5xxx-Knowledge-Base/Example-MPC5746C-eMIOS-Shifted-PWM-GHS716/ta-p/1...

Best regards,

Peter

0 Kudos
Reply
3,111 Views
Ben_500
Contributor II
First of all, Thanks for your support!!
but is it can be applied on IPWM input catch?
I think current source code is made for the modes of EMIOS are OPWM like below
eMIOS_UC_0.UC[0].C.B.MODE = 0x60; // OWPMB mode

what I want is to get Freq and Duty in BSW from signal box.
0 Kudos
Reply
3,097 Views
Ben_500
Contributor II
And I also found that each IRQhandler is not active.
So, I want to know why the IRQhandler is not active inspite each port pin received the PWM input.

I have no idea why eMIOS_UC.UC[channel].S.R is not set as 1
0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2038111%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3Einputcatch%20IPWM%20on%20EMIOS0%20MPC5748G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2038111%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EI'm%20using%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fc-pwmxy87654%2FDEVKIT-MPC5748G%2Fpd-p%2FDEVKIT-MPC5748G%22%20class%3D%22lia-product-mention%22%20data-product%3D%223210-1%22%20target%3D%22_blank%22%3EDEVKIT-MPC5748G%3C%2FA%3E%26nbsp%3Band%20I%20want%20to%20get%204%20PWM%20signals%20from%20CH%2010%2C%2011%2C%2012%2C%2013%20EMIOS0%3CBR%20%2F%3Ethanks%20to%20sample%20code%20I%20can%20get%201%20PWM%20signal%20from%20EMIOS%20from%20CH%2013.%26nbsp%3B%3C%2FP%3E%3CDIV%3E%3CSPAN%3EAnd%26nbsp%3B%3C%2FSPAN%3Efor%20other%20PWM%20input%2C%3CBR%20%2F%3E%3CSTRONG%3EEMIOS_0_CH10_CH11_IRQhandler%20%2C%20MIOS_0_CH12_CH13_IRQhandler%20is%20not%20entered.%3C%2FSTRONG%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CP%3Eand%3CSPAN%3E%26nbsp%3B%3C%2FSPAN%3E%3CSTRONG%3EeMIOS_UC_0.UC%5Bt_channel%5D.S.R%20is%20not%20updated.%3C%2FSTRONG%3E%26nbsp%3B%3C%2FP%3E%3CP%3E%3CSTRONG%3Efor%20now%2C%20I%20copied%20and%20pasted%20for%20other%20IPWM%20below%20code.%3C%2FSTRONG%3E%3CBR%20%2F%3E(Of%20course%2C%20I%20changed%20each%20index%20and%20channel%20number)%3C%2FP%3E%3CDIV%3E%3CSPAN%3Et_Index%20%3D%204%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3Et_Channel%20%3D%2013%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.EDPOL%20%3D%20vEcaleMIOS_Info%5Bt_Index%5D.Edpol_u8%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.EDSEL%20%3D%20vEcaleMIOS_Info%5Bt_Index%5D.Edsel_u8%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.FEN%20%3D%200%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.A.R%20%3D%200x0000FFFF%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.IF%20%3D%201%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.BSL%20%3D%200%3B%26nbsp%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.MODE%20%3D%20vEcaleMIOS_Info%5Bt_Index%5D.Mode_u8%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.UCPRE%20%3D%200%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.UCPREN%20%3D%201%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EINTC.PSR%5BMCALEMIOS_0_CH12_CH13_PSR%5D.R%20%3D%20PRC_SEL_CPU0%20%7C%20PRC_PRI(7)%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%3CSPAN%3EeMIOS_UC_0.UC%5Bt_Channel%5D.C.B.FEN%20%3D%201%3B%3C%2FSPAN%3E%3C%2FDIV%3E%3CDIV%3E%26nbsp%3B%3C%2FDIV%3E%3CP%3ECan%20you%20help%20this%3F%3F%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2043968%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20inputcatch%20IPWM%20on%20EMIOS0%20MPC5748G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2043968%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EFor%20now%2C%20I%20think%20Hw%20pin%20configuration%20would%20be%20answer.%3C%2FP%3E%3CP%3EThanks%20a%20lot!!%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2043321%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20inputcatch%20IPWM%20on%20EMIOS0%20MPC5748G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2043321%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%0A%3CBLOCKQUOTE%3E%0A%3CP%3E%3CSTRONG%3EI%20want%204%20PWM%20input%20capture%20by%20eMIOS.%3C%2FSTRONG%3E%3CBR%20%2F%3Efor%20input%20capture%20I%20set%20the%20channel%20No%2010%2C%2011%2C%2012%2C%2013%20in%20module%200%20from%20Pin%20port%20PF12%2C%20PA0%2C%20PG7%2C%20PG9%3C%2FP%3E%0A%3C%2FBLOCKQUOTE%3E%0A%3CP%3EOk%2C%20looking%20at%20reference%20manual%20on%20channels%2010%2C11%2C12%2C13%20can%20be%20set%20input%20capture%20on%20eMIOS0%20and%20eMIOS1%3A%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22petervlna_0-1739190733633.png%22%20style%3D%22width%3A%20654px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22petervlna_0-1739190733633.png%22%20style%3D%22width%3A%20654px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F323168iCB27A8BFC94840B9%2Fimage-dimensions%2F654x232%3Fv%3Dv2%22%20width%3D%22654%22%20height%3D%22232%22%20role%3D%22button%22%20title%3D%22petervlna_0-1739190733633.png%22%20alt%3D%22petervlna_0-1739190733633.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22petervlna_2-1739190759866.png%22%20style%3D%22width%3A%20646px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22petervlna_2-1739190759866.png%22%20style%3D%22width%3A%20646px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F323170i980C57FBC62DDD44%2Fimage-dimensions%2F646x231%3Fv%3Dv2%22%20width%3D%22646%22%20height%3D%22231%22%20role%3D%22button%22%20title%3D%22petervlna_2-1739190759866.png%22%20alt%3D%22petervlna_2-1739190759866.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CBLOCKQUOTE%3E%0A%3CP%3Ebut%20CPU%20get%20just%201%20PWM%20input%20despite%20of%20using%20same%20code.%3C%2FP%3E%0A%3C%2FBLOCKQUOTE%3E%0A%3CP%3Ei%20have%20no%20idea%20what%20code%20you%20have%20used.%3C%2FP%3E%0A%3CP%3EBut%20simply%20set%20the%20pins%20for%20input%20in%20SIUL2%3A%3C%2FP%3E%0A%3CP%3ELooking%20at%20IO_MUX%20table%20I%20see%20following%20ports%20available%3A%3C%2FP%3E%0A%3CBLOCKQUOTE%3E%0A%3CP%3ENo%2010%2C%2011%2C%2012%2C%2013%20in%20module%200%20from%20Pin%20port%20PF12%2C%20PA0%2C%20PG7%2C%20PG9%3C%2FP%3E%0A%3C%2FBLOCKQUOTE%3E%0A%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22petervlna_0-1739440214672.png%22%20style%3D%22width%3A%20570px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22petervlna_0-1739440214672.png%22%20style%3D%22width%3A%20570px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F323821i2207A5C90795B6E9%2Fimage-dimensions%2F570x332%3Fv%3Dv2%22%20width%3D%22570%22%20height%3D%22332%22%20role%3D%22button%22%20title%3D%22petervlna_0-1739440214672.png%22%20alt%3D%22petervlna_0-1739440214672.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FP%3E%0A%3CP%3Ethat%20could%20express%20your%20issues%20as%20only%20PA0%20is%20mapped%20to%20the%20eMISO%20from%20your%20pins.%3C%2FP%3E%0A%3CP%3EBest%20regards%2C%3C%2FP%3E%0A%3CP%3EPeter%3C%2FP%3E%0A%3CBR%20%2F%3E%0A%3CBR%20%2F%3E%0A%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2040474%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20inputcatch%20IPWM%20on%20EMIOS0%20MPC5748G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2040474%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3ESorry%20for%20unclear%20requirement.%3C%2FP%3E%3CP%3E%3CSTRONG%3EI%20want%204%20PWM%20input%20capture%20by%20eMIOS.%3C%2FSTRONG%3E%3CBR%20%2F%3Efor%20input%20capture%20I%20set%20the%20channel%20No%2010%2C%2011%2C%2012%2C%2013%20in%20module%200%20from%20Pin%20port%20PF12%2C%20PA0%2C%20PG7%2C%20PG9%3C%2FP%3E%3CP%3Ebut%20CPU%20get%20just%201%20PWM%20input%20despite%20of%20using%20same%20code.%26nbsp%3B%3C%2FP%3E%3CP%3EIt%20seems%20that%20CPU%20cannot%20get%20imput%20signal%20from%20Pin%20Port%20initialization.%3CBR%20%2F%3EI%20couldnt%20clarify%20which%20part%20of%20code%20is%20wrong.(Port%20initialzation%3F%20not%20active%20Vector%20table%3F)%3C%2FP%3E%3CP%3ESo%20Please%20tell%20me%20PWM%20input%20capture%20sequence%20spcifically.%3C%2FP%3E%3CP%3EStill%20unclear%20to%20explain%2C%2C%2C%20Sorry%20for%20the%20inconvenience%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2039788%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20inputcatch%20IPWM%20on%20EMIOS0%20MPC5748G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2039788%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%0A%3CBLOCKQUOTE%3E%0A%3CP%3Ewhat%20I%20want%20is%20to%20get%20Freq%20and%20Duty%20in%20BSW%20from%20signal%20box.%3C%2FP%3E%0A%3C%2FBLOCKQUOTE%3E%0A%3CP%3EPlease%20state%20clearly%20your%20requirements%3C%2FP%3E%0A%3CP%3Elike%20%3A%20I%20want%204%20PWM%20signals%20to%20be%20captured%20by%20eMIOS%2C%20and%20generated%202%20PWM%20outputs.%3C%2FP%3E%0A%3CP%3Eon%20each%20period%20I%20want%20to%20rise%20interrupt%20%2F%20DMA%20etc....%3C%2FP%3E%0A%3CP%3ESo%20I%20see%20clearly%20what%20you%20are%20looking%20for%2C%20then%20I%20can%20guide%20you%2Fgive%20hints.%3C%2FP%3E%0A%3CP%3EBest%20regards%2C%3C%2FP%3E%0A%3CP%3EPeter%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2039724%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20inputcatch%20IPWM%20on%20EMIOS0%20MPC5748G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2039724%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EAnd%20I%20also%20found%20that%20each%20IRQhandler%20is%20not%20active.%3CBR%20%2F%3ESo%2C%20I%20want%20to%20know%20why%20the%20IRQhandler%20is%20not%20active%20inspite%20each%20port%20pin%20received%20the%20PWM%20input.%3CBR%20%2F%3E%3CBR%20%2F%3EI%20have%20no%20idea%20why%20eMIOS_UC.UC%5Bchannel%5D.S.R%20is%20not%20set%20as%201%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2039588%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20inputcatch%20IPWM%20on%20EMIOS0%20MPC5748G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2039588%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3EFirst%20of%20all%2C%20Thanks%20for%20your%20support!!%3CBR%20%2F%3Ebut%20is%20it%20can%20be%20applied%20on%20IPWM%20input%20catch%3F%3CBR%20%2F%3EI%20think%20current%20source%20code%20is%20made%20for%20the%20modes%20of%20EMIOS%20are%20OPWM%20like%20below%3CBR%20%2F%3EeMIOS_UC_0.UC%5B0%5D.C.B.MODE%20%3D%200x60%3B%20%2F%2F%20OWPMB%20mode%3CBR%20%2F%3E%3CBR%20%2F%3Ewhat%20I%20want%20is%20to%20get%20Freq%20and%20Duty%20in%20BSW%20from%20signal%20box.%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2039120%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ERe%3A%20inputcatch%20IPWM%20on%20EMIOS0%20MPC5748G%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2039120%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%2C%3C%2FP%3E%0A%3CP%3EThis%20example%20show%20how%20to%20create%20shifted%20PWM%20channels.%20Simply%20add%20more%20channels%20as%20you%20like%20by%20following%20the%202%20channels%20configured%20in%20example.%3C%2FP%3E%0A%3CP%3ECode%20can%20be%20reused%20on%20MPC5748G.%3C%2FP%3E%0A%3CP%3E%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2FMPC5xxx-Knowledge-Base%2FExample-MPC5746C-eMIOS-Shifted-PWM-GHS716%2Fta-p%2F1159152%22%20target%3D%22_blank%22%3Ehttps%3A%2F%2Fcommunity.nxp.com%2Ft5%2FMPC5xxx-Knowledge-Base%2FExample-MPC5746C-eMIOS-Shifted-PWM-GHS716%2Fta-p%2F1159152%3C%2FA%3E%3C%2FP%3E%0A%3CP%3EBest%20regards%2C%3C%2FP%3E%0A%3CP%3EPeter%3C%2FP%3E%3C%2FLINGO-BODY%3E