MPC5777C - M

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

MPC5777C - M

Jump to solution
75 Views
MatheusFranklin
Contributor III

Hello!

 

When I was reading the PFLASH chapter of the reference manual, I saw that the PFLASH_PFCR1 and PFLASH_PFCR2 registers have fields like P1_M2PFE. This field allows the user to enable or disable prefetching from specific masters.

MatheusFranklin_0-1731978813116.png

My question is:

If the field P1_M2PFE is set to zero and the master with the logical ID number 2 (FEC) makes a read request, would the data be stored in the mini-cache before it is sent to the FEC or not?

My concern is that even disabling this field, a request from the associated master could evict data in the mini-cache that belongs to other master (e.g., a core).

Best regards,

Matheus

0 Kudos
Reply
1 Solution
58 Views
davidtosenovjan
NXP TechSupport
NXP TechSupport

No, in your scenario there would be no difference between 'enabled' and 'disabled'.

Without pre-fetching master accesses directly the flash content, with pre-fetching it goes over mini-cache i.e. prefetch buffer.

As it is flash memory, no coherency issues happen.

View solution in original post

0 Kudos
Reply
1 Reply
59 Views
davidtosenovjan
NXP TechSupport
NXP TechSupport

No, in your scenario there would be no difference between 'enabled' and 'disabled'.

Without pre-fetching master accesses directly the flash content, with pre-fetching it goes over mini-cache i.e. prefetch buffer.

As it is flash memory, no coherency issues happen.

0 Kudos
Reply