MPC5604 DSPI  TX/RX FIFO queue bytes size?

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

MPC5604 DSPI  TX/RX FIFO queue bytes size?

1,223 Views
Zhimin
Contributor I

Dear Team:

                   MPC5604 DSPI  TX/RX FIFO queue bytes size?

TKS

 

 

Best Regards,

Atom

Labels (1)
0 Kudos
Reply
5 Replies

1,090 Views
PetrS
NXP TechSupport
NXP TechSupport

Hi,

Which device did you mean?

There is 4-deep TX/RX FIFO on the MPC5604B and 5-deep TX/RX FIFO on the MPC5604P, MPC5604E.

BR, Petr

0 Kudos
Reply

1,090 Views
Zhimin
Contributor I

hi,jive!

can read PC14 input level when config this pin as SPI1 MISO (my target iic is MPC5604B)?

0 Kudos
Reply

1,090 Views
PetrS
NXP TechSupport
NXP TechSupport

the PC14 cannot be set as SPI1 MISO, did you mean PC4?

For the PC4 if SIU.PCR[36]. IBE bit is set you can read the input level from SIU.GPDI[36] register too.

BR, Petr

0 Kudos
Reply

1,090 Views
Zhimin
Contributor I

TKS!

0 Kudos
Reply

1,090 Views
Zhimin
Contributor I

MPC5604B

0 Kudos
Reply