MPC5604 DSPI  TX/RX FIFO queue bytes size?

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

MPC5604 DSPI  TX/RX FIFO queue bytes size?

1,872 次查看
Zhimin
Contributor I

Dear Team:

                   MPC5604 DSPI  TX/RX FIFO queue bytes size?

TKS

 

 

Best Regards,

Atom

标签 (1)
0 项奖励
回复
5 回复数

1,739 次查看
PetrS
NXP TechSupport
NXP TechSupport

Hi,

Which device did you mean?

There is 4-deep TX/RX FIFO on the MPC5604B and 5-deep TX/RX FIFO on the MPC5604P, MPC5604E.

BR, Petr

0 项奖励
回复

1,739 次查看
Zhimin
Contributor I

hi,jive!

can read PC14 input level when config this pin as SPI1 MISO (my target iic is MPC5604B)?

0 项奖励
回复

1,739 次查看
PetrS
NXP TechSupport
NXP TechSupport

the PC14 cannot be set as SPI1 MISO, did you mean PC4?

For the PC4 if SIU.PCR[36]. IBE bit is set you can read the input level from SIU.GPDI[36] register too.

BR, Petr

0 项奖励
回复

1,739 次查看
Zhimin
Contributor I

TKS!

0 项奖励
回复

1,739 次查看
Zhimin
Contributor I

MPC5604B

0 项奖励
回复