SPI Comm Between FRDM-MCXW71 and a PN7160 Module

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

SPI Comm Between FRDM-MCXW71 and a PN7160 Module

4,171 Views
S_Salam555
Contributor II

I am attempting to establish SPI communication between the FRDM-MCXW71 and a PN7160 module. At the moment, the PN7160 does not respond over SPI. I have verified the basic hardware connections (SPI signals, IRQ, VEN, and RESET), but the device remains unresponsive.

For firmware reference, I am following the NXP PN7160 NFC Reader firmware example originally provided for LPC microcontrollers, and I am in the process of porting and adapting it to the MCXW71 platform. Despite configuring the SPI peripheral according to the PN7160 documentation, communication is not established.

I suspect the issue may be related to:

  • SPI timing or mode configuration differences between LPC and MCXW platforms

  • PN7160 VEN / RESET / IRQ handling sequence

  • Required delays or power-up initialization specific to PN7160

  • Any platform-specific considerations when using PN7160 over SPI

  • Correct configuration and adaptation of the tml.c (Transport Mapping Layer) file, particularly SPI initialization parameters, IRQ handling, and low-level read/write implementation for the MCXW71 platform  

I have attached the project I am currently working on for your reference. Any guidance, recommended configuration changes, or reference material specific to PN7160 with MCX-series MCUs would be greatly appreciated.

0 Kudos
Reply
17 Replies

2,092 Views
Shakir555
Contributor I

Hi Roman,

I just wanted to follow up as the SPI communication issue between the FRDM-MCXW71 and PN7160 is still ongoing.

Best regards,
Shakir Salam

Tags (2)
0 Kudos
Reply

2,066 Views
RomanVR
NXP Employee
NXP Employee

Hi @S_Salam555, sorry for the late reply.

From the changes that you have implemented in your project, would you please share with me the captured SPI traces? This will allow me to better analyze the behavior that you are observing, and if possible, please try to obtain the SPI traces using a logic analyzer.

 

Best Regards!
0 Kudos
Reply

4,090 Views
RomanVR
NXP Employee
NXP Employee

Hi @S_Salam555, hope you are doing well.

Since you are doing a porting work for the MCXW71, I would suggest to take as reference any of the available SPI examples within the MCXW's SDK to avoid any peripheral configuration issues, especially regarding clock initialization and pin muxing and configuration parameters, ensuring that the configured instance is consistent with the interface instance.

After doing the configurations based on the SPI example, please let me know your findings. If the issue persists, share with me the traces of the SPI communication.

Best Regards!
0 Kudos
Reply

3,573 Views
S_Salam555
Contributor II

Hi Roman,

I hope you’re doing well.

I was away for some time and recently resumed testing the FRDM-MCXW71 with the PN7160 module, with assistance from Jimmy Chan and Fabian on the hardware wiring and configuration. However, I am still encountering issues on the firmware side.

Jimmy mentioned that the problem might be related to the IRQ pin configuration, and I would appreciate it if you could help review my firmware to identify any potential issues or improvements.

I have attached the project files and relevant images for your reference.

Thank you very much for your support.

frdm-mcxw71_pn7160.jpglog.jpg

Best regards,
Shakir Salam

0 Kudos
Reply

2,996 Views
RomanVR
NXP Employee
NXP Employee

Hello @S_Salam555, sorry for the late reply

While reviewing your project I was able to notice that you are using LPSPI1 peripheral for interface with the PN7160 in your TML file, however you are initializing pins of LPSPI0 instance, please try by modifying this initialization and use a single LPSPI instance for your project.

Please let me know if applying these changes you can enable the SPI communication.

Best Regards!
0 Kudos
Reply

2,981 Views
S_Salam555
Contributor II

Hello @RomanVR,

I hope you are doing well. Great to see you back.

I have updated the LPSPI0 instance, but the output remains the same. Could you please try running the software on your side to verify?

I’ve attached my current project, where I modified the LPSPI0 instance in board.h. Kindly help to review and experiment on your side and let me know your findings.

Thanks in advance.

Best regards,
Shakir Salam

spi_peripheral.jpg

lpspi0_instance_output.jpg

 

Tags (1)
0 Kudos
Reply

2,977 Views
S_Salam555
Contributor II

Hi Roman,

I hope you're doing well.

Additionally, could you please help double-check the SPI0 pin peripheral initialization. For your reference, I’ve attached a screenshot of pin_mux.c below.

Thank you in advance for your support.

1.jpg

2.jpg

3.jpg

  

Best regards,
Shakir Salam

Tags (2)
0 Kudos
Reply

2,939 Views
RomanVR
NXP Employee
NXP Employee

Hello @S_Salam555.

From the changes you have done to the project I have noticed that you are missing to initialize the IRQ, VEN and DWL pins, please do so just as you have done it for the SPI pins and make sure that the initialization is consistent with the GPIOs configured in the TML.

Additionally, please confirm if now you are able to see SPI frames in the corresponding terminals, preferably with a logic analyzer.

Best Regards!
0 Kudos
Reply

3,838 Views
S_Salam555
Contributor II

Hi,

Thank you for your suggestion.

I have already based my implementation on the SPI examples available in the MCXW SDK, ensuring that the clock initialization, pin muxing, and configuration parameters are aligned with the reference design.

As requested, I have shared the SPI communication waveform along with the complete project folder for your review.

Please let me know your findings or if any additional information is required.

Best regards,
Shakir Salam

 

0 Kudos
Reply

3,783 Views
RomanVR
NXP Employee
NXP Employee

Hello @S_Salam555.

Please check that the SPI and GPIO instances and pins initialized match the ones used in your TML.

Also, avoid enabling more than once the clocks of the peripherals and ensure to be properly clocking all of the used ports required by the pins used to communicate with the PN7160.

Regarding your SPI communication capture, is the MCXW71 not sending any SPI frame?

Best Regards!
0 Kudos
Reply

2,921 Views
S_Salam555
Contributor II

Hi Roman,

I hope you're doing well.

It appears there are differences between the PC55S6X and MCXW71 configurations. The PC55S6X uses four parameters, whereas the MCXW71 only has three. I have already made the necessary adjustments accordingly, but the results remain the same.

Could you please help verify whether the pin and port configurations for IRQ, VEN, and DWL on the MCXW71 are correct? I would also appreciate your guidance or recommendations on the correct pinout for these three signals.

I have attached an image below highlighting the differences between the MCXW71 and LPC55S6X for your reference.

Thank you in advance for your support.

MCXW71

[board.h]

mcxw71_board.jpg

[tml.c]

mcxw71_tml_init.jpg

LPC55S6X

[board.h]

lpc55S6x_board.jpg

[tml.c]

lpc55S6x_tml_init.jpg

Terminal Output

spi_initialization.jpg

FRDM-MCXW71 View

int_pin.jpg

Best regards,
Shakir Salam

Tags (2)
0 Kudos
Reply

2,912 Views
S_Salam555
Contributor II

Hi Roman,

Here some quick update.

I have updated the pin configuration according to the MCXW71 and PN7160 pinout. However, the result remains the same.

Could you please advise if there are any additional checks or recommendations I should consider?

Thank you in advance for your support.

frdm-mcxw71_pinout.jpg

pn7160_conn.png

gpio_port_pin.jpg

terminal_output.jpg

Best regards,
Shakir Salam

Tags (2)
0 Kudos
Reply

4,038 Views
S_Salam555
Contributor II

Hi Roman,

I hope you’re doing well.

Could you please advise whether I should start by importing the NXP-NCI examples from LPC, or proceed directly with importing the lpspi_interrupt_b2b_master example and test it with the PN7160?

Best regards,
Shakir Salam

0 Kudos
Reply

4,026 Views
S_Salam555
Contributor II

Hi Roman,

I have conducted tests based on the provided examples; however, it appears that the PN7160 is unable to detect the FRDM-MCXW71. I have included all relevant details in the attachment for your reference. Can you help me double check the hardware wiring as well. thanks. 

 

frdm_mcxw71_pn7160.jpg

Best regards,
Shakir Salam

0 Kudos
Reply

4,001 Views
RomanVR
NXP Employee
NXP Employee

Hello @S_Salam555.

Sorry if my earlier suggestion was unclear. The lpspi_interrupt_b2b_master example is not expected to work directly with the PN7160. Instead, it is meant to serve as a baseline to help you add the required MCXW71 LPSPI configurations into the Transport Mapping Layer of the LPC reference example, and to replace the LPC initializations with the corresponding MCXW71 ones.

The intention is to make the porting process easier and to help avoid configuration issues while adapting the LPC example to the MCXW71.

Best Regards!
0 Kudos
Reply

4,060 Views
S_Salam555
Contributor II

Hi Roman,

Nice to meet you! I’m planning to work with SPI on the MCU and wanted to ask which SDK components you would recommend using as a template. Would FlexIO SPI, LPSPI, or LPSPI with EDMA be the best choice?

Thanks for your guidance!

Best regards,
Shakir Salam

0 Kudos
Reply

4,047 Views
RomanVR
NXP Employee
NXP Employee

Hello @S_Salam555!

I would suggest to take as reference the lpspi_interrupt_b2b_master example as it is intended to configure the board as an SPI master to communicate with other board which is a closer approach to your expected functionality and it is a good base to see the required and proper initializations needed for the LPSPI peripheral.

Please let me know if this helps.

Best Regards!
0 Kudos
Reply
%3CLINGO-SUB%20id%3D%22lingo-sub-2331156%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3ESPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2331156%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EI%20am%20attempting%20to%20establish%26nbsp%3B%3CSTRONG%3ESPI%20communication%3C%2FSTRONG%3E%26nbsp%3Bbetween%20the%20FRDM-MCXW71%20and%20a%20PN7160%20module.%20At%20the%20moment%2C%20the%20PN7160%20does%20not%20respond%20over%20SPI.%20I%20have%20verified%20the%20basic%20hardware%20connections%20(SPI%20signals%2C%20IRQ%2C%20VEN%2C%20and%20RESET)%2C%20but%20the%20device%20remains%20unresponsive.%3C%2FP%3E%3CP%3EFor%20firmware%20reference%2C%20I%20am%20following%20the%26nbsp%3B%3CSTRONG%3ENXP%20PN7160%20NFC%20Reader%20firmware%20example%20originally%20provided%20for%20LPC%20microcontrollers%3C%2FSTRONG%3E%2C%20and%20I%20am%20in%20the%20process%20of%20porting%20and%20adapting%20it%20to%20the%20MCXW71%20platform.%20Despite%20configuring%20the%20SPI%20peripheral%20according%20to%20the%20PN7160%20documentation%2C%20communication%20is%20not%20established.%3C%2FP%3E%3CP%3EI%20suspect%20the%20issue%20may%20be%20related%20to%3A%3C%2FP%3E%3CUL%3E%3CLI%3E%3CP%3ESPI%20timing%20or%20mode%20configuration%20differences%20between%20LPC%20and%20MCXW%20platforms%3C%2FP%3E%3C%2FLI%3E%3CLI%3E%3CP%3EPN7160%20VEN%20%2F%20RESET%20%2F%20IRQ%20handling%20sequence%3C%2FP%3E%3C%2FLI%3E%3CLI%3E%3CP%3ERequired%20delays%20or%20power-up%20initialization%20specific%20to%20PN7160%3C%2FP%3E%3C%2FLI%3E%3CLI%3E%3CP%3EAny%20platform-specific%20considerations%20when%20using%20PN7160%20over%20SPI%3C%2FP%3E%3C%2FLI%3E%3CLI%3E%3CP%3ECorrect%20configuration%20and%20adaptation%20of%20the%26nbsp%3B%3CSTRONG%3Etml.c%20(Transport%20Mapping%20Layer)%20file%3C%2FSTRONG%3E%2C%20particularly%20SPI%20initialization%20parameters%2C%20IRQ%20handling%2C%20and%20low-level%20read%2Fwrite%20implementation%20for%20the%20MCXW71%20platform%26nbsp%3B%26nbsp%3B%3C%2FP%3E%3C%2FLI%3E%3C%2FUL%3E%3CP%3EI%20have%20attached%20the%20project%20I%20am%20currently%20working%20on%20for%20your%20reference.%20Any%20guidance%2C%20recommended%20configuration%20changes%2C%20or%20reference%20material%20specific%20to%26nbsp%3B%3CSTRONG%3EPN7160%20with%20MCX-series%20MCUs%3C%2FSTRONG%3E%26nbsp%3Bwould%20be%20greatly%20appreciated.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-LABS%20id%3D%22lingo-labs-2331156%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CLINGO-LABEL%3ECommunication%20%26amp%3B%20Control(I3C%20%7C%20I2C%20%7C%20SPI%20%7C%20FlexCAN%20%7C%20Ethernet%20%7C%20FlexIO)%3C%2FLINGO-LABEL%3E%3C%2FLINGO-LABS%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2334251%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2334251%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F260137%22%20target%3D%22_blank%22%3E%40S_Salam555%3C%2FA%3E%2C%26nbsp%3Bhope%20you%20are%20doing%20well.%3C%2FP%3E%0A%3CP%3ESince%20you%20are%20doing%20a%20porting%20work%20for%20the%20MCXW71%2C%20I%20would%20suggest%20to%20take%20as%20reference%20any%20of%20the%20available%20SPI%20examples%20within%20the%20MCXW's%20SDK%20to%20avoid%20any%20peripheral%20configuration%20issues%2C%20especially%20regarding%20clock%20initialization%20and%20pin%20muxing%20and%20configuration%20parameters%2C%20ensuring%20that%20the%20configured%20instance%20is%20consistent%20with%20the%20interface%20instance.%3C%2FP%3E%0A%3CP%3EAfter%20doing%20the%20configurations%20based%20on%20the%20SPI%20example%2C%20please%20let%20me%20know%20your%20findings.%20If%20the%20issue%20persists%2C%20share%20with%20me%20the%20traces%20of%20the%20SPI%20communication.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2334760%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2334760%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%20Roman%2C%3C%2FP%3E%3CP%3ENice%20to%20meet%20you!%20I%E2%80%99m%20planning%20to%20work%20with%20SPI%20on%20the%20MCU%20and%20wanted%20to%20ask%20which%20SDK%20components%20you%20would%20recommend%20using%20as%20a%20template.%20Would%20FlexIO%20SPI%2C%20LPSPI%2C%20or%20LPSPI%20with%20EDMA%20be%20the%20best%20choice%3F%3C%2FP%3E%3CP%3EThanks%20for%20your%20guidance!%3C%2FP%3E%3CP%3EBest%20regards%2C%3CBR%20%2F%3EShakir%20Salam%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2335435%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2335435%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F260137%22%20target%3D%22_blank%22%3E%40S_Salam555%3C%2FA%3E!%3C%2FP%3E%0A%3CP%3EI%20would%20suggest%20to%20take%20as%20reference%20the%3CSTRONG%3E%20lpspi_interrupt_b2b_master%3C%2FSTRONG%3E%20example%20as%20it%20is%20intended%20to%20configure%20the%20board%20as%20an%20SPI%20master%20to%20communicate%20with%20other%20board%20which%20is%20a%20closer%20approach%20to%20your%20expected%20functionality%20and%20it%20is%20a%20good%20base%20to%20see%20the%20required%20and%20proper%20initializations%20needed%20for%20the%20LPSPI%20peripheral.%3C%2FP%3E%0A%3CP%3EPlease%20let%20me%20know%20if%20this%20helps.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2336176%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2336176%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F260137%22%20target%3D%22_blank%22%3E%40S_Salam555%3C%2FA%3E.%3C%2FP%3E%0A%3CP%3ESorry%20if%20my%20earlier%20suggestion%20was%20unclear.%20The%20lpspi_interrupt_b2b_master%20example%20is%20not%20expected%20to%20work%20directly%20with%20the%20PN7160.%20Instead%2C%20it%20is%20meant%20to%20serve%20as%20a%20baseline%20to%20help%20you%20add%20the%20required%20MCXW71%20LPSPI%20configurations%20into%20the%20Transport%20Mapping%20Layer%20of%20the%20LPC%20reference%20example%2C%20and%20to%20replace%20the%20LPC%20initializations%20with%20the%20corresponding%20MCXW71%20ones.%3C%2FP%3E%0A%3CP%3EThe%20intention%20is%20to%20make%20the%20porting%20process%20easier%20and%20to%20help%20avoid%20configuration%20issues%20while%20adapting%20the%20LPC%20example%20to%20the%20MCXW71.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2335536%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2335536%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EHi%20Roman%2C%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20have%20conducted%20tests%20based%20on%20the%20provided%20examples%3B%20however%2C%20it%20appears%20that%20the%20PN7160%20is%20unable%20to%20detect%20the%20FRDM-MCXW71.%20I%20have%20included%20all%20relevant%20details%20in%20the%20attachment%20for%20your%20reference.%20Can%20you%20help%20me%20double%20check%20the%20hardware%20wiring%20as%20well.%20thanks.%26nbsp%3B%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%26nbsp%3B%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm_mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F379720i4E9280AA06028764%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22frdm_mcxw71_pn7160.jpg%22%20alt%3D%22frdm_mcxw71_pn7160.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EBest%20regards%2C%3C%2FSPAN%3E%3CBR%20%2F%3E%3CSPAN%3EShakir%20Salam%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2335500%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2335500%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EHi%20Roman%2C%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20hope%20you%E2%80%99re%20doing%20well.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3ECould%20you%20please%20advise%20whether%20I%20should%20start%20by%20importing%20the%20NXP-NCI%20examples%20from%20LPC%2C%20or%20proceed%20directly%20with%20importing%20the%20%3CSTRONG%3El%3C%2FSTRONG%3E%3C%2FSPAN%3E%3CSTRONG%3Epspi_interrupt_b2b_master%3C%2FSTRONG%3E%3CSPAN%3E%20example%20and%20test%20it%20with%20the%20PN7160%3F%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EBest%20regards%2C%3C%2FSPAN%3E%3CBR%20%2F%3E%3CSPAN%3EShakir%20Salam%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2338023%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2338023%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%2C%3C%2FP%3E%3CP%3EThank%20you%20for%20your%20suggestion.%3C%2FP%3E%3CP%3EI%20have%20already%20based%20my%20implementation%20on%20the%20SPI%20examples%20available%20in%20the%20MCXW%20SDK%2C%20ensuring%20that%20the%20clock%20initialization%2C%20pin%20muxing%2C%20and%20configuration%20parameters%20are%20aligned%20with%20the%20reference%20design.%3C%2FP%3E%3CP%3EAs%20requested%2C%20I%20have%20shared%20the%20SPI%20communication%20waveform%20along%20with%20the%20complete%20project%20folder%20for%20your%20review.%3C%2FP%3E%3CP%3EPlease%20let%20me%20know%20your%20findings%20or%20if%20any%20additional%20information%20is%20required.%3C%2FP%3E%3CP%3EBest%20regards%2C%3CBR%20%2F%3EShakir%20Salam%3C%2FP%3E%3CBR%20%2F%3E%3CP%3E%E2%80%83%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2338746%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2338746%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F260137%22%20target%3D%22_blank%22%3E%40S_Salam555%3C%2FA%3E.%3C%2FP%3E%0A%3CP%3EPlease%20check%20that%20the%20SPI%20and%20GPIO%20instances%20and%20pins%20initialized%20match%20the%20ones%20used%20in%20your%20TML.%3C%2FP%3E%0A%3CP%3EAlso%2C%20avoid%20enabling%20more%20than%20once%20the%20clocks%20of%20the%20peripherals%20and%20ensure%20to%20be%20properly%20clocking%20all%20of%20the%20used%20ports%20required%20by%20the%20pins%20used%20to%20communicate%20with%20the%20PN7160.%3C%2FP%3E%0A%3CP%3ERegarding%20your%20SPI%20communication%20capture%2C%20is%20the%20MCXW71%20not%20sending%20any%20SPI%20frame%3F%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2340922%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2340922%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EHi%20Roman%2C%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20hope%20you%E2%80%99re%20doing%20well.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20was%20away%20for%20some%20time%20and%20recently%20resumed%20testing%20the%20FRDM-MCXW71%20with%20the%20PN7160%20module%2C%20with%20assistance%20from%20Jimmy%20Chan%20and%20Fabian%20on%20the%20hardware%20wiring%20and%20configuration.%20However%2C%20I%20am%20still%20encountering%20issues%20on%20the%20firmware%20side.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EJimmy%20mentioned%20that%20the%20problem%20might%20be%20related%20to%20the%20IRQ%20pin%20configuration%2C%20and%20I%20would%20appreciate%20it%20if%20you%20could%20help%20review%20my%20firmware%20to%20identify%20any%20potential%20issues%20or%20improvements.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20have%20attached%20the%20project%20files%20and%20relevant%20images%20for%20your%20reference.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EThank%20you%20very%20much%20for%20your%20support.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pn7160.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F380664i5609C3E9815AC3D6%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22frdm-mcxw71_pn7160.jpg%22%20alt%3D%22frdm-mcxw71_pn7160.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22log.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F380665i4E06F8D3B6D45404%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22log.jpg%22%20alt%3D%22log.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EBest%20regards%2C%3C%2FSPAN%3E%3CBR%20%2F%3E%3CSPAN%3EShakir%20Salam%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2345778%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2345778%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F260137%22%20target%3D%22_blank%22%3E%40S_Salam555%3C%2FA%3E%2C%20sorry%20for%20the%20late%20reply%3C%2FP%3E%0A%3CP%3EWhile%20reviewing%20your%20project%20I%20was%20able%20to%20notice%20that%20you%20are%20using%20LPSPI1%20peripheral%20for%20interface%20with%20the%20PN7160%20in%20your%20TML%20file%2C%20however%20you%20are%20initializing%20pins%20of%20LPSPI0%20instance%2C%20please%20try%20by%20modifying%20this%20initialization%20and%20use%20a%20single%20LPSPI%20instance%20for%20your%20project.%3C%2FP%3E%0A%3CP%3EPlease%20let%20me%20know%20if%20applying%20these%20changes%20you%20can%20enable%20the%20SPI%20communication.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2346495%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2346495%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHello%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F260137%22%20target%3D%22_blank%22%3E%40S_Salam555%3C%2FA%3E.%3C%2FP%3E%0A%3CP%3EFrom%20the%20changes%20you%20have%20done%20to%20the%20project%20I%20have%20noticed%20that%20you%20are%20missing%20to%20initialize%20the%20IRQ%2C%20VEN%20and%20DWL%20pins%2C%20please%20do%20so%20just%20as%20you%20have%20done%20it%20for%20the%20SPI%20pins%20and%20make%20sure%20that%20the%20initialization%20is%20consistent%20with%20the%20GPIOs%20configured%20in%20the%20TML.%3C%2FP%3E%0A%3CP%3EAdditionally%2C%20please%20confirm%20if%20now%20you%20are%20able%20to%20see%20SPI%20frames%20in%20the%20corresponding%20terminals%2C%20preferably%20with%20a%20logic%20analyzer.%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2345863%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2345863%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EHello%20%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F243613%22%20target%3D%22_blank%22%3E%40RomanVR%3C%2FA%3E%2C%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20hope%20you%20are%20doing%20well.%20Great%20to%20see%20you%20back.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20have%20updated%20the%20LPSPI0%20instance%2C%20but%20the%20output%20remains%20the%20same.%20Could%20you%20please%20try%20running%20the%20software%20on%20your%20side%20to%20verify%3F%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%E2%80%99ve%20attached%20my%20current%20project%2C%20where%20I%20modified%20the%20LPSPI0%20instance%20in%20%3C%2FSPAN%3E%3CSTRONG%3E%3CSPAN%3Eboard.h%3C%2FSPAN%3E%3C%2FSTRONG%3E%3CSPAN%3E.%20Kindly%20help%20to%20review%20and%20experiment%20on%20your%20side%20and%20let%20me%20know%20your%20findings.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EThanks%20in%20advance.%3CBR%20%2F%3E%3CBR%20%2F%3EBest%20regards%2C%3CBR%20%2F%3EShakir%20Salam%3CBR%20%2F%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22spi_peripheral.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_peripheral.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_peripheral.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_peripheral.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_peripheral.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_peripheral.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_peripheral.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381375i274208CE327ADDD7%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22spi_peripheral.jpg%22%20alt%3D%22spi_peripheral.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%E2%80%83%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22lpspi0_instance_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpspi0_instance_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpspi0_instance_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpspi0_instance_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpspi0_instance_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpspi0_instance_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpspi0_instance_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381377iE781765C06254065%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22lpspi0_instance_output.jpg%22%20alt%3D%22lpspi0_instance_output.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2345872%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2345872%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EHi%20Roman%2C%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20hope%20you're%20doing%20well.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EAdditionally%2C%20could%20you%20please%20help%20double-check%20the%20SPI0%20pin%20peripheral%20initialization.%26nbsp%3B%3C%2FSPAN%3E%3CSPAN%3EFor%20your%20reference%2C%20I%E2%80%99ve%20attached%20a%20screenshot%20of%20%3CSTRONG%3Epin_mux.c%3C%2FSTRONG%3E%3C%2FSPAN%3E%3CSPAN%3E%3CSTRONG%3E%26nbsp%3B%3C%2FSTRONG%3Ebelow.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EThank%20you%20in%20advance%20for%20your%20support.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%221.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%221.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%221.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%221.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%221.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%221.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381378i676FFAC3030893FD%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%221.jpg%22%20alt%3D%221.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%222.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%222.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%222.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%222.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%222.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%222.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381379i8EEF4D09A3EC75F3%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%222.jpg%22%20alt%3D%222.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%E2%80%83%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%223.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%223.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%223.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%223.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%223.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%223.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381380i518E6887B3D6449B%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%223.jpg%22%20alt%3D%223.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%E2%80%83%E2%80%83%3C%2FP%3E%3CP%3E%3CSPAN%3EBest%20regards%2C%3C%2FSPAN%3E%3CBR%20%2F%3E%3CSPAN%3EShakir%20Salam%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2346646%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2346646%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%20Roman%2C%3C%2FP%3E%3CP%3EHere%20some%20quick%20update.%3C%2FP%3E%3CP%3EI%20have%20updated%20the%20pin%20configuration%20according%20to%20the%20MCXW71%20and%20PN7160%20pinout.%20However%2C%20the%20result%20remains%20the%20same.%3C%2FP%3E%3CP%3ECould%20you%20please%20advise%20if%20there%20are%20any%20additional%20checks%20or%20recommendations%20I%20should%20consider%3F%3C%2FP%3E%3CP%3EThank%20you%20in%20advance%20for%20your%20support.%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22frdm-mcxw71_pinout.jpg%22%20style%3D%22width%3A%20301px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pinout.jpg%22%20style%3D%22width%3A%20301px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pinout.jpg%22%20style%3D%22width%3A%20301px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pinout.jpg%22%20style%3D%22width%3A%20301px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22frdm-mcxw71_pinout.jpg%22%20style%3D%22width%3A%20301px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381500i426180947ACAB05C%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22frdm-mcxw71_pinout.jpg%22%20alt%3D%22frdm-mcxw71_pinout.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22pn7160_conn.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22pn7160_conn.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22pn7160_conn.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22pn7160_conn.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22pn7160_conn.png%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381501i35F5192660F65805%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22pn7160_conn.png%22%20alt%3D%22pn7160_conn.png%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22gpio_port_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22gpio_port_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22gpio_port_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22gpio_port_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22gpio_port_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381504iD43B94D13E1C4359%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22gpio_port_pin.jpg%22%20alt%3D%22gpio_port_pin.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22terminal_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22terminal_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22terminal_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22terminal_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22terminal_output.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381502i99937383517DCC8C%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22terminal_output.jpg%22%20alt%3D%22terminal_output.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3EBest%20regards%2C%3CBR%20%2F%3EShakir%20Salam%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2346627%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2346627%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EHi%20Roman%2C%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20hope%20you're%20doing%20well.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EIt%20appears%20there%20are%20differences%20between%20the%20PC55S6X%20and%20MCXW71%20configurations.%20The%20PC55S6X%20uses%20four%20parameters%2C%20whereas%20the%20MCXW71%20only%20has%20three.%20I%20have%20already%20made%20the%20necessary%20adjustments%20accordingly%2C%20but%20the%20results%20remain%20the%20same.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3ECould%20you%20please%20help%20verify%20whether%20the%20pin%20and%20port%20configurations%20for%20IRQ%2C%20VEN%2C%20and%20DWL%20on%20the%20MCXW71%20are%20correct%3F%20I%20would%20also%20appreciate%20your%20guidance%20or%20recommendations%20on%20the%20correct%20pinout%20for%20these%20three%20signals.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20have%20attached%20an%20image%20below%20highlighting%20the%20differences%20between%20the%20MCXW71%20and%20LPC55S6X%20for%20your%20reference.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EThank%20you%20in%20advance%20for%20your%20support.%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3EMCXW71%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3E%5Bboard.h%5D%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22mcxw71_board.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22mcxw71_board.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22mcxw71_board.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22mcxw71_board.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381488iFD58BE989254D080%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22mcxw71_board.jpg%22%20alt%3D%22mcxw71_board.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3E%5Btml.c%5D%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22mcxw71_tml_init.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22mcxw71_tml_init.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22mcxw71_tml_init.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22mcxw71_tml_init.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381490iB62D34C968871B11%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22mcxw71_tml_init.jpg%22%20alt%3D%22mcxw71_tml_init.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3ELPC55S6X%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3E%5Bboard.h%5D%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22lpc55S6x_board.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpc55S6x_board.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpc55S6x_board.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpc55S6x_board.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381492iF060C4EADA3836A3%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22lpc55S6x_board.jpg%22%20alt%3D%22lpc55S6x_board.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3E%5Btml.c%5D%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22lpc55S6x_tml_init.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpc55S6x_tml_init.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpc55S6x_tml_init.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22lpc55S6x_tml_init.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381494iF1AD55B7D5E5EE36%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22lpc55S6x_tml_init.jpg%22%20alt%3D%22lpc55S6x_tml_init.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSTRONG%3ETerminal%20Output%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3E%3CSTRONG%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22spi_initialization.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_initialization.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_initialization.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22spi_initialization.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381495iFA7F4BD0601C0AB3%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22spi_initialization.jpg%22%20alt%3D%22spi_initialization.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3EFRDM-MCXW71%20View%3C%2FSTRONG%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSTRONG%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%20lia-image-align-inline%22%20image-alt%3D%22int_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22int_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3CSPAN%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22int_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cspan%20class%3D%22lia-inline-image-display-wrapper%22%20image-alt%3D%22int_pin.jpg%22%20style%3D%22width%3A%20400px%3B%22%3E%3Cimg%20src%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fimage%2Fserverpage%2Fimage-id%2F381496i02021BBAD33CD4C5%2Fimage-size%2Fmedium%3Fv%3Dv2%26amp%3Bpx%3D400%22%20role%3D%22button%22%20title%3D%22int_pin.jpg%22%20alt%3D%22int_pin.jpg%22%20%2F%3E%3C%2Fspan%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSPAN%3E%3C%2FSTRONG%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EBest%20regards%2C%3C%2FSPAN%3E%3CBR%20%2F%3E%3CSPAN%3EShakir%20Salam%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2350871%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2350871%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%3EHi%26nbsp%3B%3CA%20href%3D%22https%3A%2F%2Fcommunity.nxp.com%2Ft5%2Fuser%2Fviewprofilepage%2Fuser-id%2F260137%22%20target%3D%22_blank%22%3E%40S_Salam555%3C%2FA%3E%2C%20sorry%20for%20the%20late%20reply.%3C%2FP%3E%0A%3CP%3EFrom%20the%20changes%20that%20you%20have%20implemented%20in%20your%20project%2C%20would%20you%20please%20share%20with%20me%20the%20captured%20SPI%20traces%3F%20This%20will%20allow%20me%20to%20better%20analyze%20the%20behavior%20that%20you%20are%20observing%2C%20and%20if%20possible%2C%20please%20try%20to%20obtain%20the%20SPI%20traces%20using%20a%20logic%20analyzer.%3C%2FP%3E%0A%3CBR%20%2F%3E%3C%2FLINGO-BODY%3E%3CLINGO-SUB%20id%3D%22lingo-sub-2350683%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%20translate%3D%22no%22%3ERe%3A%20SPI%20Comm%20Between%20FRDM-MCXW71%20and%20a%20PN7160%20Module%3C%2FLINGO-SUB%3E%3CLINGO-BODY%20id%3D%22lingo-body-2350683%22%20slang%3D%22en-US%22%20mode%3D%22CREATE%22%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EHi%20Roman%2C%3C%2FSPAN%3E%3C%2FP%3E%3CP%20class%3D%22%22%3E%3CSPAN%3EI%20just%20wanted%20to%20follow%20up%20as%20the%20SPI%20communication%20issue%20between%20the%20FRDM-MCXW71%20and%20PN7160%20is%20still%20ongoing.%3C%2FSPAN%3E%3C%2FP%3E%3CP%3E%3CSPAN%3EBest%20regards%2C%3C%2FSPAN%3E%3CBR%20%2F%3E%3CSPAN%3EShakir%20Salam%3C%2FSPAN%3E%3C%2FP%3E%3C%2FLINGO-BODY%3E