The transmitter and receiver can independently select between the bus clock and up to three audio master clocks to generate the bit clock. The \consideration is if you use a shared MCLK signal for your SAI ports, SAI5 or SAI6 should be configured in Synchronous mode between ports.
