IMXRT595-EVK DSP and CM33 Peripheral Access Isolation

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

IMXRT595-EVK DSP and CM33 Peripheral Access Isolation

Jump to solution
1,483 Views
wx1
Contributor I

Hi NXP community, I'm working with the MIMXRT595-EVK​ board (Cortex-M33 + Fusion F1 DSP dual-core system) and have a question about peripheral access between the two cores.
I'm developing a dual-core application where the CM33 acts as the main processor and the DSP handles real-time signal processing. After processing data, I'd like the DSP to directly control some peripherals (like GPIO/LEDs) to indicate status without involving the CM33 for every operation.

    

 

Labels (1)
0 Kudos
Reply
1 Solution
1,378 Views
mayliu1
NXP Employee
NXP Employee

Hi @wx1 ,

Thanks for your updated information.

A1: Yes, it is right that  the peripheral access address of both cores is the same. Please refer to RT500RM chapter2 Memory Maps

A2: I do not think  it is  your code version issue,  Currently, Zephyr's support for the MIMXRT595 is mainly focused on the Cortex-M33 core.

please create a new case for future issues. we will do our best to support you.

Best Regards

MayLiu

View solution in original post

0 Kudos
Reply
3 Replies
1,410 Views
mayliu1
NXP Employee
NXP Employee

Hi @wx1 ,

Thank you so much for your interest in our products and for using our community.

Regarding your question, please refer to IMXRT500RM, chapter 2.6 AHB Peripherals.

https://www.nxp.com/webapp/Download?colCode=IMXRT500RM

mayliu1_0-1765173907742.png

Wish it helps you.
If you still have question about it, please kindly let me know. 

Best Regards
MayLiu

0 Kudos
Reply
1,408 Views
wx1
Contributor I
Thank you, the peripheral access address of both cores is the same, right?
I'm using zephyr and rt595, but I find that there is no device tree for peripherals in DSP, Is it my code version issue?
0 Kudos
Reply
1,379 Views
mayliu1
NXP Employee
NXP Employee

Hi @wx1 ,

Thanks for your updated information.

A1: Yes, it is right that  the peripheral access address of both cores is the same. Please refer to RT500RM chapter2 Memory Maps

A2: I do not think  it is  your code version issue,  Currently, Zephyr's support for the MIMXRT595 is mainly focused on the Cortex-M33 core.

please create a new case for future issues. we will do our best to support you.

Best Regards

MayLiu

0 Kudos
Reply