LS1021A pull-down on GPIO
- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
We would like to ensure low status on reset of GPIO1_16 on LS1021A which is initially open and stays high after the OS boot. Currently, the pin stays high on reset. The question is, can this pin be pulled down (33k ohm) to force low on reset? Manual says "When programmed as an output, no termination is required". What method would you suggest?
- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
Thank you. We also noticed that pull-down through 75k+ ohm resistor doesn't set the pin to low. Hence, we are expecting there is an internal pull-up on GPIO pins, with a value somewhere around 1M ohm. Is that correct? Could you give us an exact value of that pull-up?
- 新着としてマーク
- ブックマーク
- 購読
- ミュート
- RSS フィードを購読する
- ハイライト
- 印刷
- 不適切なコンテンツを報告
> The question is, can this pin be pulled down (33k ohm) to force low on reset?
Yes.
When PORESET_B is asserted GPIO signal is tri-stated.
After reset GPIO signal is configured as input.