FPGA configuring with LS1043

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

FPGA configuring with LS1043

跳至解决方案
1,397 次查看
AntoNico10
Contributor II

Hello everyone,

I'm planning to use the NXP LS1043 processor for a project that involves configuring a Xilinx Kintex UltraScale+ FPGA through the Passive Serial (PS) configuration mode. I'm curious about the feasibility of this setup and have a couple of questions:

  1. Is it possible to configure the Xilinx Kintex UltraScale+ FPGA via Passive Serial using the LS1043 processor?
  2. For the configuration process, can I use generic I/O pins on the LS1043, or are there specific pins that I need to utilize for this purpose?

Any insights or guidance on how to achieve this configuration would be greatly appreciated. If anyone has experience with a similar setup or can provide documentation or examples, that would be extremely helpful.

Thank you in advance for your assistance!

0 项奖励
回复
1 解答
1,377 次查看
LFGP
NXP TechSupport
NXP TechSupport

Yes it could be done using the LS1043. There isn't specific pins for your purpose so you can use the GIOP's or use the JTAG's pins.

Unfortunately we don't have any example of it.

  

在原帖中查看解决方案

0 项奖励
回复
2 回复数
1,378 次查看
LFGP
NXP TechSupport
NXP TechSupport

Yes it could be done using the LS1043. There isn't specific pins for your purpose so you can use the GIOP's or use the JTAG's pins.

Unfortunately we don't have any example of it.

  

0 项奖励
回复
1,333 次查看
AntoNico10
Contributor II
Thank you for the verifying!
0 项奖励
回复