Debug Access levels for SDC in LS1046A

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Debug Access levels for SDC in LS1046A

4,107件の閲覧回数
Faizanbaig
Contributor IV

Hi,

I want to have clarification regarding Secure debug access Level 3 .

My doubt is:

If I just set(not permanently fuse) 0x100 in OEM Security Policy Register 1 (SFP_OSPR1) debug access level 3, what will be the effect on SDC? 

Can I use SDC access level 3 in development (Lab) environment ?

Any help  would be appreciated.

 

Thanks in advance,
Faizan

@chitra_amzarewa 

ラベル(1)
0 件の賞賛
返信
5 返答(返信)

2,643件の閲覧回数
KatheAshokkumar
Contributor I

Hi Team, 

Is there any update on above query ? 

Regards, 
Ashok

0 件の賞賛
返信

2,568件の閲覧回数
Faizanbaig
Contributor IV

Hi,

No updates 

Regards,
Faizan

0 件の賞賛
返信

4,043件の閲覧回数
Faizanbaig
Contributor IV

Hi

Just reminding for any suggestions..
Can we switch between levels on each power cycle in lab environment?
Any help or suggestions on this?

0 件の賞賛
返信

4,028件の閲覧回数
khushbur
NXP TechSupport
NXP TechSupport

Hi @Faizanbaig 

 

All the fuse are blown once bit. Once you burn a fuse bit from b'0 to a b'1, you cannot turn a fuse b'1 back to a b'0. That is why the
OEM Security Policy Register 1 (SFP_OSPR1), bit 29–31 DBLEV
000 Open: Debug portals are enabled unconditionally.
001 Conditionally closed via challenge response, without notification.
01x 01x: Conditionally closed via challenge response, with notification.
1xx 1xx: Closed. All debug portals are disabled.
instead of use decimal value 1,2,3,4.

 

Thanks

Khushbu

0 件の賞賛
返信

4,023件の閲覧回数
Faizanbaig
Contributor IV
My question is "can we set debug levels without blowing the fuses just like SRKH mirror register"?
0 件の賞賛
返信