Debug Access levels for SDC in LS1046A

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Debug Access levels for SDC in LS1046A

2,428 次查看
Faizanbaig
Contributor IV

Hi,

I want to have clarification regarding Secure debug access Level 3 .

My doubt is:

If I just set(not permanently fuse) 0x100 in OEM Security Policy Register 1 (SFP_OSPR1) debug access level 3, what will be the effect on SDC? 

Can I use SDC access level 3 in development (Lab) environment ?

Any help  would be appreciated.

 

Thanks in advance,
Faizan

@chitra_amzarewa 

标签 (1)
0 项奖励
回复
5 回复数

964 次查看
KatheAshokkumar
Contributor I

Hi Team, 

Is there any update on above query ? 

Regards, 
Ashok

0 项奖励
回复

889 次查看
Faizanbaig
Contributor IV

Hi,

No updates 

Regards,
Faizan

0 项奖励
回复

2,364 次查看
Faizanbaig
Contributor IV

Hi

Just reminding for any suggestions..
Can we switch between levels on each power cycle in lab environment?
Any help or suggestions on this?

0 项奖励
回复

2,349 次查看
khushbur
NXP TechSupport
NXP TechSupport

Hi @Faizanbaig 

 

All the fuse are blown once bit. Once you burn a fuse bit from b'0 to a b'1, you cannot turn a fuse b'1 back to a b'0. That is why the
OEM Security Policy Register 1 (SFP_OSPR1), bit 29–31 DBLEV
000 Open: Debug portals are enabled unconditionally.
001 Conditionally closed via challenge response, without notification.
01x 01x: Conditionally closed via challenge response, with notification.
1xx 1xx: Closed. All debug portals are disabled.
instead of use decimal value 1,2,3,4.

 

Thanks

Khushbu

0 项奖励
回复

2,344 次查看
Faizanbaig
Contributor IV
My question is "can we set debug levels without blowing the fuses just like SRKH mirror register"?
0 项奖励
回复