LPC1788 CPU/LCDC SDRAM Arbitration?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

LPC1788 CPU/LCDC SDRAM Arbitration?

583件の閲覧回数
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by raimond on Fri Oct 28 07:00:12 MST 2011
Hi all!

I have a little problem with a board of mine with a LPC1788 + SDRAM + 7" TFT display. This board is just an upgrade of a previous one that had a LPC2478 mcu.

the problem is: when the lcd controller is working, refreshing data from the SDRAM, the CPU cannot access the SDRAM. It simply blocks on a SDRAM access and then only the reset button is working :-(

The CPU can access the SDRAM with no problem as long as the lcd controller is not working. Also, the lcd controller refreshes the TFT with no problem. Only when both CPU and the LCDC want to access the SDRAM at the same time the microcontroller blocks.

Anyone knowing something?

Best regards,
Raimond
0 件の賞賛
返信
1 返信

557件の閲覧回数
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by igorsk on Fri Oct 28 07:50:59 MST 2011
1. How is your Matrix Arbitration register set up?
2. Have you set up an interrupt handler for the LCD interrupt? It seems LCD can generate an interrupt on AHB error, maybe that's what happens?
0 件の賞賛
返信