Content originally posted in LPCWare by NXP_USA on Mon Apr 23 15:28:35 MST 2012
Quote: MikeSimmonds
[FONT=Tahoma][SIZE=2]...
So, NXP support,
How long does write to page buffer take (in clock cycles would do)?
I.e. can I load up a complete page buffer without long delays (wait states)?
Same for read: will read of the entire array have unacceptable 'wait states'?
Wear level info:
If I repeatedly have to update a single byte on a page, does this affect the erase/write cycle count for other data on the same page?
...
Cheers, Mike
[/SIZE][/FONT]
Hello, here is some more information. Multiple writes to a page do not affect the cycle count, but multiple erases do. This means that if you have to update a single byte repeatedly, it will affect the page cycle count since the whole page (64 bytes) must be erased to rewrite that one byte. It takes a total of 5.3 ms maximum for an erase/program operation (64 bytes) on the EEPROM to complete when the EEPROM is operating at 200 kHz. We recommend a typical frequency of 375 kHz so the erase/program time should be much less. Read and writes to the EEPROM registers (through which you can access the EEPROM) should occur with zero wait states. We are updating the datasheet soon to include the EEPROM timing information.
-NXP