lpc1343 capture level

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 
已解决

lpc1343 capture level

跳至解决方案
1,100 次查看
googcheng
Contributor I

what is the low/high level for the P1.5 capture

/* For receive, this module uses TMR32B0-CAP0 input (capture and interrupt on both edges) */
/* TMR32B0-CAP0 input (P1.5) is connected to P1.1 (to check high / low level by software) */
/* So set P1.5 as CT32B0.CAP0 (= DALI receive pin). Bit 7:6 (reserved) are also set to 1 */
#define DALI_ConfigInput() { LPC_IOCON->PIO1_5 = 0xD2; }

标签 (1)
0 项奖励
回复
1 解答
966 次查看
victorjimenez
NXP TechSupport
NXP TechSupport

Hello Jay, 

In the data sheet of the LPC1343 (https://www.nxp.com/docs/en/data-sheet/LPC1311_13_42_43.pdf) if you reference table 7, you will see the information you are looking for. 

pastedImage_3.png

Hope it helps! 

Victor.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

0 项奖励
回复
1 回复
967 次查看
victorjimenez
NXP TechSupport
NXP TechSupport

Hello Jay, 

In the data sheet of the LPC1343 (https://www.nxp.com/docs/en/data-sheet/LPC1311_13_42_43.pdf) if you reference table 7, you will see the information you are looking for. 

pastedImage_3.png

Hope it helps! 

Victor.

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复