lpc11e68 SPI effective rate

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

lpc11e68 SPI effective rate

989 次查看
eranrai
Contributor I

Hi,

I'm using LPC11e68 system clock is set to 48MHz and SSP0 configured as SPI master @ 12MHz.

it seems like effective baud rate is much lower - DMA is not in used and from the analysis i made it seems like reads/writes to SSP0 DR registers stalls.

did anyone experience any similar performance issues with SPI?

i will appreciate any input.

标签 (1)
标记 (2)
0 项奖励
回复
1 回复

878 次查看
chrispflieger
Contributor IV

If your SPI is set to 1/4 the CPU speed, you've only got 32 cycles for each byte. That's not much time for the CPU to do too much.

0 项奖励
回复