Content originally posted in LPCWare by xianghuiwang on Mon Feb 09 12:34:57 MST 2015 CLKSEL selects the source for LCDCLK. 0 for CCLK and 1 for LCD_CLKIN. Setting BCD to bypass the pixel clock divider logic. UM10470 has more details on these registers.