LPC8xx USART synchronous mode SCLK edge

johanmyréen · ‎08-11-2017

My question is about the USART module in the LPC8xx series microcontrollers. If the USART is transmitting in synchronous mode, does the signal transition on the rising or falling edge of SCLK, i.e. should the receiver sample it on the falling or rising edge of SCLK? I can't find this information in the User's Guide. The guide mentions CLKPOL (bit 12 in the USART config register), which determines the clock edge used by the receiver. Does this bit also affect the transmitter, or is there some other way of selecting the edge? If CLKPOL also affects the transmitter, I would assume the signal transition would happen on the opposite edge, so that similarly configured devices could communicate with each other.

kerryzhou · ‎08-23-2017

Hi Johan,

1. If the USART is transmitting in synchronous mode, does the signal transition on the rising or falling edge of SCLK,

You can find the according information in the datasheet.

You can find, when UART is transmitting, it still determined by the CLKPOL.

1. CLKPOL=0, rising is changing data, falling is acquiring data.

2. CLKPOL=1, falling is changing data, rising is acquiring data.

The USART timing is very clear.

Wish it helps you!

If you still have question, please let me know!

Have a great day,
Kerry

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

在原帖中查看解决方案

kerryzhou · ‎08-23-2017