LPC55S69: UM2.0 and SPI3

cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 

LPC55S69: UM2.0 and SPI3

707 Views
EugeneHiihtaja
Senior Contributor I

Hi !

We have got UMv2.0 for LPC55S69 and it seem s to me it is not updated again.

I can see  ISP supports SPI3  ( multiple places ):

"

The LPC55S6x/LPC55S2x/LPC552x probes the active
peripheral from one of below serial interfaces, and
download image from the probed peripherals:
UART0, I2C1, SPI3, HS_SPI, USB0 or USB1.

"

But in our previous discussions we find out that latest ROM revision support HS_SPI only

and SPI3 is used for external SPI memory for backup firmware in case of secure boot.

Or nee ROM revision will come soon ?

What do you think about UM2.0 and what is updated compared to v1.9 ?

Regards,

Eugene

Labels (1)
5 Replies

557 Views
ZhangJennie
NXP TechSupport
NXP TechSupport

Eugene,

Please check UM ver.2.0, page 134

pastedImage_1.png

[1] SPI ISP mode on Flexcomm 3 is supported on device revision A0 only.

[2] SPI Flash Recovery mode applies to device revision 1B only.

Best Regards

Jun Zhang

0 Kudos

557 Views
EugeneHiihtaja
Senior Contributor I

Hi Jun Zhang !

Thank you !

Could you point me to place where mention that GPIO pins loze direction while PowerDown mode.

E.g Outputs are drops to Input.

Regards,

Eugene

0 Kudos

557 Views
ZhangJennie
NXP TechSupport
NXP TechSupport

Eugene,

Sorry I am confused, or maybe I forget. Is this issue " GPIO pins loze direction while PowerDown mode." related with SPI3 issue? If not, Did I ever handle this GPIO issue or someone else? Normally we need check a certain issue status with the engineer who reported it.

Best Regards

Jun Zhang

0 Kudos

557 Views
EugeneHiihtaja
Senior Contributor I

Hi Jun Zhang !

No this is common GPIO relative issue. Lozing direction of GPIO pins was big surprise for us and was detected during testing.

But we need confirmation about it in UM.

For example it is discussed here : https://community.nxp.com/thread/523000 

I try to check UM for issues what we discovered and reported and if all of them clearly confirmed in documtation.

Regards,

Eugene

0 Kudos

557 Views
ZhangJennie
NXP TechSupport
NXP TechSupport

Eugene

This GPIO  issue is handled by Sabina. I can't know its internal status. I suggest you create a separate thread for it. Or create a private case to support team.

Thanks for your understanding

Jun Zhang