LPC55S69 : Sensitivity of GPIO pins

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

LPC55S69 : Sensitivity of GPIO pins

762件の閲覧回数
EugeneHiihtaja
Senior Contributor I

Hello !

We have plan to use GPIO pins as part of GINT0/1 group for wakeup MCU from Power-Down mode.

But it is not so clear from DS what kind of sensivity those pins have ?

What kind of minimal edge can be detected, is any debounce or glitch filters there and etc.

Do you have extra info about it ?

Regards,

Eugene

0 件の賞賛
返信
1 返信

715件の閲覧回数
Sabina_Bruce
NXP Employee
NXP Employee

Hello Eugene,

In the datasheet the pin characteristics are described.

pastedImage_1.png

The high level input voltage is the voltage level necessary to send to the device for it to read a logic high. The low level input voltage is the voltage level necessary to send to the device for it to read a logic low. Wake up pins can be configured as rising or falling edge. 

Best Regards,

Sabina

0 件の賞賛
返信