LPC55S69 : Sensitivity of GPIO pins

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

LPC55S69 : Sensitivity of GPIO pins

782 次查看
EugeneHiihtaja
Senior Contributor I

Hello !

We have plan to use GPIO pins as part of GINT0/1 group for wakeup MCU from Power-Down mode.

But it is not so clear from DS what kind of sensivity those pins have ?

What kind of minimal edge can be detected, is any debounce or glitch filters there and etc.

Do you have extra info about it ?

Regards,

Eugene

0 项奖励
回复
1 回复

735 次查看
Sabina_Bruce
NXP Employee
NXP Employee

Hello Eugene,

In the datasheet the pin characteristics are described.

pastedImage_1.png

The high level input voltage is the voltage level necessary to send to the device for it to read a logic high. The low level input voltage is the voltage level necessary to send to the device for it to read a logic low. Wake up pins can be configured as rising or falling edge. 

Best Regards,

Sabina

0 项奖励
回复