LPC11U68 ADCs claim to run at 2Ms/s, but I am seeing conversion times of >60 clock cycles at 48MHz (<1Ms/s). I'm running a SeqA with a single channel in Burst mode, with an IRQ handler in RAM reading results into a simple buffer. Can anyone point me at a code sample which can achieve the 2Ms/s. I've checked the clock divider is 0 and Vdda is 3.3V.
Cheers, Bob.
EDIT :
I solved this issue using DMA. 2MHz was then achievable.
Hi Bob,
Thank you for your problem solutions sharing!
Have a great day,
Jingjing
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------