Dear NXP Community,
I hope this message finds you well. I am reaching out to seek assistance with a challenging issue I have encountered while working on a project involving communication between Core 0 Master and Core 1 Slave on my NXP device.
The problem arises when I attempt to halt the processor during debugging. I have diligently followed the protocols for communication between the cores, but every time I build the master project and attempt to debug it, I encounter an error that prevents me from halting the processor effectively. This has been a significant roadblock in my project, hindering progress.
I have meticulously checked my code, ensuring that the communication protocols and inter-core synchronization mechanisms are correctly implemented. Despite my efforts, I am still unable to resolve this issue.
I kindly request the community's expertise to shed light on potential solutions or troubleshooting steps to resolve this problem. Any insights, advice, or recommendations you can provide would be immensely valuable to me.
Thank you in advance for your time and support. I am looking forward to your guidance and assistance in overcoming this challenge.
Best regards,
.png){kind=link}