Initial pull-up state on LPC804

取消
显示结果 
显示  仅  | 搜索替代 
您的意思是: 

Initial pull-up state on LPC804

1,069 次查看
xarowubas
Contributor III

The LPC804 datasheet (rev. 1.4, page 12) lists PIO0_10 and PIO0_11 as having a passive reset state whereas the remaining GPIO pins have the internal pull-ups enabled by default. The reference manual (UM11065, rev 1.3, page 103-104) lists the reset states of PIO0_10/PIO0_11 as also having the pull- ups enabled.

Measuring the pin immediately after the ROM start-up sequence or inspecting the IOCON configuration appears to confirm that the latter behavior.

Which document is correct? Are any GPIO I/O pins with a high-Z reset state available on the LPC804M101JHI33E?

标签 (1)
标记 (3)
0 项奖励
回复
1 回复

979 次查看
ZhangJennie
NXP TechSupport
NXP TechSupport

Hi Xaro,

This problem was reported and confirmed as a document defect by R&D.

The Datasheet information is typo.  Those two GPIO pin are all input / pull-up in reset status.

Our document team will fix it in next release.

Thanks for bringing the problem to our attention.


Have a great day,
Jun Zhang

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 项奖励
回复