Hi Maarten,
Thank you for report!
Since IABR register is not defined in the NVIC_Type structure (for the M0+ in the ARM CMSIS headers) it it’s not intended to be functional.
I will let the LPC applications team know about this delta with the user manual.
Kind regards,
Diego.
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------