Glitch Filter Clock Divide Register Selection problem

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Glitch Filter Clock Divide Register Selection problem

743件の閲覧回数
lpcware
NXP Employee
NXP Employee
Content originally posted in LPCWare by mvinger on Sun Jul 21 11:02:24 MST 2013
I am using an LPC812 and LPCXpresso.
I have just attempted to use the Glitch Filters on the inputs and found something fairly odd.
To use IOCONCLKDIV0 I must set the PIO0_x register CLK_DIV to use IOCONCLKDIV6 or I must write the value I wish to use in IOCONCLKDIV6. It seems there is a reversal of the selection/use.

MTV2
ラベル(1)
0 件の賞賛
返信
0 返答(返信)