Loss of Clock reset when waking from stop mode

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

Loss of Clock reset when waking from stop mode

1,036件の閲覧回数
dereksnell
NXP Employee
NXP Employee

I wanted to point this out after working on an issue.  The snippet from the reference manual below shows the MCG clock monitor needs to be disabled when entering any stop mode, VLPR, or VLPW.  This is done by clearing the CME bit in MCG_C6.  If CME is set when entering a low power mode, it can cause resets.  As of MQX v3.8.1, some BSPs do have the CME bit set when entering a low power mode.  This issue has already been reported to the MQX team.

Snippet.jpg

0 件の賞賛
返信
0 返答(返信)