LPUART on KL17Z support Ring buffer (FIFO) ?

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

LPUART on KL17Z support Ring buffer (FIFO) ?

1,483件の閲覧回数
mr_max
Contributor IV

Hello,

I cannot find clear information about that :

Does LPUART peripheral on KL17Z256VLH4 support Ring buffer (FIFO) ?

The MKL17Z4_features.h file set by default FIFO to 0

#define FSL_FEATURE_LPUART_HAS_FIFO (0)

Setting this feature to 1 generate error in compilation

../drivers/fsl_lpuart.h:153:32: error: 'LPUART_FIFO_RXEMPT_MASK' undeclared here (not in a function)

So I guess that KL17Z does not support it but I want to be sure.

ラベル(1)
0 件の賞賛
返信
2 返答(返信)

1,163件の閲覧回数
kerryzhou
NXP TechSupport
NXP TechSupport

Hi Maxime Dolberg,

    Yes, your suppose is correct.

   KL17Z256VLH4  doesn't have the FIFO, it just has the data buffer, so the KSDK set the fifo to 0.

Wish it helps you!

If you still have question, please contact me!

Have a great day,
Kerry

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

1,163件の閲覧回数
mr_max
Contributor IV

Ok I see. Thank you.

0 件の賞賛
返信