K66 Teensy 3.6 ADC Simultaneous Data Read Process

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

K66 Teensy 3.6 ADC Simultaneous Data Read Process

1,217件の閲覧回数
foody
Contributor I

I am currently using a Teensy 3.6 with a K66 processor to use the two ADC's. 

Is there a way to configure ADC0 and ADC1 to record data simultaneously via some library or by writing directly to the K66's registers (ADCx_CFG1 , ADCx_SC2)? I am new to the K66 processor, so forgive me for my naivete. Thanks.

0 件の賞賛
返信
1 返信

1,050件の閲覧回数
miduo
NXP Employee
NXP Employee

Hello,

Yes, the K66 has two ADC modules:ADC0 and ADC1, each ADC supports ping-pong mode, so two ADC modules can sample 4 channels. You can set the ADC in hardware triggering mode, you can use PDB to generate triggering signal to trigger ADC, the PDB CH0 is used to trigger ADC0, PDB CH1 is used to trigger ADC1. For more detail, you may take a look at the K66 reference manual.

https://www.nxp.com/docs/en/reference-manual/K66P144M180SF5RMV2.pdf 

Also we had a useful application note "Using DMA to Emulate ADC Flexible Scan Mode on Kinetis K Series" which is more helpful for your issue:

https://www.nxp.com/docs/en/application-note/AN4590.pdf 

0 件の賞賛
返信