Hi Kiyoshi Matsuzaki,
From your description, your chip may be locked or broken, there has a lot of factors may caused this phenomena.
1. solid problem
The solid temperature should not higher than 260°C, you can find this from the kinetis datasheet.
the solid time should as short as possible, both the higher temperature and the long solid time may damage the chip.

2. power on sequence
If you power on the reset pin before the VDD, this will cause the chip be locked. You should make sure the VDD is power on at first, then the reset pin can be power on again.
3. the debug interface wire is too long.
The debug wire between the board and the debugger should not longer than 15cm.
4, power and debug signal is not stable
Normally, if you find the chip can't be connect, please use the JLINK associate with the JLINK COMMANDER to unlock the chip at first, if the chip is locked, then it can be unlocked through the mass erase, but if the chip is damaged, it won't be connect with the debugger or programmer again.
Besides, we also recommend you add an 4.7K to 10K pullup resistor in the SWD_DIO and the NMI pin.
Wish it helps you!
If you still have question, please contact with me!
Have a great day,
Jingjing
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------