ADC maximum Clock

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

ADC maximum Clock

796件の閲覧回数
benelghali
Contributor II

Hello everybody,

I'm working on KV31F120 microcontroller using the IDE IAR Embedded Workbench so the problem is that i want to use the ADC on its maximal clock which specified on the datasheet as 24Mhz

for frequencies under 24Mhz like 15Mhz and 12Mhz it worked very well but for the maximal frequency of 24Mhz it doesn't work.

to obtain 24Mhz i'm using the IRC48 which i divide by 2 and here is the current structure configuration of the ADC joined.

Thanks.

ラベル(2)
0 件の賞賛
返信
1 返信

693件の閲覧回数
jeremyzhou
NXP Employee
NXP Employee

Hi Bilel,

According to the datasheet, the KV31F120‘ FADCK can get 24MHz as Fig 1 illustrates.

2015-10-16_10-21-26.jpg

                                                                          Fig 1

So I'd like to suggest that you can share your ADC demo, then I can run it on TWRkv31F120 board and reproduce this phenomenon.

I'm looking forward to your reply.
Have a great day,
Ping

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

0 件の賞賛
返信