This class will cover basic operation and the internal mechanisms of DDR devices. The class will also cover available tools to enable and simplify bring-up and validation of a DDR subsystem.
