About MCF51AC256 memory

キャンセル
次の結果を表示 
表示  限定  | 次の代わりに検索 
もしかして: 

About MCF51AC256 memory

631件の閲覧回数
lunke029
Contributor I

  MCF51AC256  memory  address is  24bits,  Why  below  pictrue is 32bits,  What does High 8bits  mean ?

UDLLI[4ABRXILQQ8F{54JX9.png

0 件の賞賛
返信
2 返答(返信)

473件の閲覧回数
miduo
NXP Employee
NXP Employee

Hi,

First, the CF V1 device data bus is 32-bit. After the processor is granted the bus, it performs two longword read-bus cycles. The first longword at address 0x(00)00_0000 is loaded into the supervisor stack pointer and the second longword at address 0x(00)00_0004 is loaded into the program counter. After the initial instruction is fetched from memory, program execution begins at the address in the PC. ColdFire processors load hardware configuration information into the D0 and D1 general-purpose registers after system reset. The hardware configuration information is loaded immediately after the reset-in signal is negated. RAM and flash memory allocation is determined by respective linker files.

0 件の賞賛
返信

473件の閲覧回数
lunke029
Contributor I
tks, but  it not help to me.  Let me ask the other point of view ,
for example , I use BDM Command  Read_MEM.sz(adrress is 24bit), it can read FALSH and RAM, but how to read  Slave Peripherals(0x(ff)ff8000 to 0x(ff)ffffff)? it is 32bit adrress.
pastedImage_1.png
0 件の賞賛
返信