Example MPC5748G SMPU initialization GHS614

Document created by Lukas Zadrapa Employee on Oct 1, 2015Last modified by Lukas Zadrapa Employee on Jan 16, 2020
Version 5Show Document
  • View in full screen mode


* Detailed Description:

* This example initializes SMPU_0 and SMPU_1 to cover all memory resources for

* all masters.

* Simple test case is used in this example: after initialization, SMPU

* configuration is changed to disable write access to last 4kB of RAM.

* Once this area is written by CPU, exception will occur due to access

* violation.

* ------------------------------------------------------------------------------

* Test HW:  MPC57xx

* Maskset:  1N81M

* Target :  SRAM

* Fsys:     160 MHz PLL



1 person found this helpful