********************************************************************************
* Detailed Description:
*
* Example gives possible implementation of input signal period/freq measurement.
* eTimer channel capture 1 and 2 features are used. CAPT1/CAPT2 capture counter
* value on rising/falling edge of input signal. The FIFO is set to 2 entries
* and ICF2 is monitored. Free-running mode is used here.
*
* eTimer channel 0-1 are cascaded to achieve 1sec/1Hz measuring with 32bit counter.
* EVB connection:
* P8.2 - A[1] .. eTimer0 channel1 input signal
* P8.1 - A[0] .. GPIO output, used to show measurement period
*
* Route LINFlexD_0 TXD/RXD (PB2/PB3) signals to the main board RS-232 transceiver
* Daughtercard:
* J17.11–12 ON .. Connect LINFlexD_0 TXD (PB2) to main board.
* J17.8–9 ON .. Connect LINFlexD_0 RXD (PB3) to main board.
*
* Motherboard
* J14 - SCI_RX ON
* J13 - SCI_TX ON
* J25 - SCI_PWR ON
*
* connect pulse signal to the P8.2.
* See results on PC terminal (19200, 8N1, None).
* Change freq/duty of input signal.
*
* ------------------------------------------------------------------------------
* Test HW: MPC57xx
* Maskset: 1N65H
* Target : internal_FLASH
* Fsys: 200 MHz PLL with 40 MHz crystal reference
* Terminal: 19200, 8N1, None
********************************************************************************