Hi jianfei,
Yes, you are right, this can be caused by the P-Flash port width difference between S32K142 and S32K144:
36.1.2 Flash memory sizes
S32K144 has two 256KB P-Flash interleave block and form a 128-bit port width for data access. while S32K142 has a non-interleave 256KB P-Flash block and its access port width is 64-bit. This feature is very useful for Instruction and Data Speculation & Prefech implemented on S32K1xx Flash controller(detailed configurations can be refered to OCMDR0~OCMDR2 register of MSCM module), and it is enabled by default.
34.4.2.18 On-Chip Memory Descriptor Register (OCMDR0).png
Best Regards,
Robin
-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------