i.MX6SoloX RGMII1_TX_CTL delay to AR8035

[christianpeters]

Hi Community,

according to the datasheet of the AR8035 the RGMII1_TX_CTL has to be delayed from . 1.5 to 2ns.

The iMX6SoloX cannot do this. and the integrated delay of the AR8035 is too long with 2,4 nS.

It is not feasible to get the delay by making the track long enough.

Is there easy way to produce the necessary delay?

Thanks a lot.

Christian Peters FAE EBV

[Yuri]

Hello,

  The i.MX6SX Datasheet(s) recommend hardware delay (of greater than 1.5 ns and less than 2.0 ns)
for the  clock signal. This may be implemented as PCB trace delay or delay scheme. Basically

RGMII specs allow implementation of a delay on TXC or RXC inside the transmitter, but - as we
see -this delay option is not configurable neither for i.MX6SX ENET nor the external PHY.
The Datasheet recommends PCB trace solution.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

[christianpeters]

Dear Yuri,

a pcb trace solution would mean a 260mm trace @ 1,75 nS.

This from layout and EMV point of view, very poor and not feasible.

Any other recommendations?

Thanks for your help.

Christian

[Yuri]

Just as an example of implementation

~Yuri.

[christianpeters]

Hi Juri,

this does not really help as the parts a ECL technology and start at 5$ upwards..

How do NXP realize the delay on the reference board ?

Christian

[Yuri]

  The following is i.MX6SX refrence design Summary page :

SABRE Board Reference Design|NXP

Regards,

Yuri.